Datasheet4U Logo Datasheet4U.com

Am5056 - Static Shift Registers

This page provides the datasheet information for the Am5056, a member of the Am5055 Static Shift Registers family.

Description

registers in three configurations.

bit register; the Am40S6/S0S6 is a dual 2S6

register; and the Am40S7/S0S7 is a single S12-bit register.

All three devices include on chip recirculate.

📥 Download Datasheet

Datasheet preview – Am5056

Datasheet Details

Part number Am5056
Manufacturer AMD
File Size 176.66 KB
Description Static Shift Registers
Datasheet download datasheet Am5056 Datasheet
Additional preview pages of the Am5056 datasheet.

📁 Similar Datasheet

  • AM50-0002 - Low Noise Amplifier 1.575 GHz (Tyco Electronics)
  • AM50-0002 - Low Noise Amplifier (MA-COM)
  • AM50-0003 - High Dynamic Range Low Noise Amplifier 800-1000 MHz (Tyco Electronics)
  • AM50-0003 - High Dynamic Range Low Noise Amplifier (MA-COM)
  • AM50-0004 - High Dynamic Range Low Noise Amplifier (Tyco Electronics)
  • AM50-0004 - High Dynamic Range Low Noise Amplifier (MA-COM)
  • AM50-0006 - Low Noise Amplifier 1400 - 2000 MHz (Tyco Electronics)
  • AM50-0011 - High Dynamic Range LNA 800 - 1000 MHz (Tyco Electronics)
  • AM50-0012 - High Dynamic Range Low Noise Amplifier (M/A-Com)
  • AM50-0015 - Miniature Broadband Gain Stage 200 - 3000 MHz (Tyco Electronics)
Other Datasheets by AMD
  • Am5055 - Static Shift Registers
  • Am5057 - Static Shift Registers
  • Am5025 - 2048-Bit Dynamic Shift Registers
  • Am5026 - 2048-Bit Dynamic Shift Registers
  • Am5027 - 2048-Bit Dynamic Shift Registers
  • Am50DL128BG - Flash Memory and SRAM
  • AM50DL128BH - Simultaneous Operation Flash Memories
  • AM50DL128CG - Simultaneous Operation Flash Memories and 64 Mbit (4 M x 16-Bit) Pseudo Static RAM

Full PDF Text Transcription

Click to expand full text
Am4055/5055 • Am4056/5056 • Am4057/5057 Quad 128-Bit, Dual 256-Bit and Single 512-Bit Static Shift Registers Distinctive Characteristics • Internal recirculate • Single TTL compatible clock • Operation guaranteed from DC to 1.5MHz • 100% reliability assurance testing in compliance with MI L-STD-883 FUNCTIONAL DESCRIPTION These devices are a family of static P-channel MOS shift registers in three configurations. The Am40SS/S0SS is a quad 128·bit register; the Am40S6/S0S6 is a dual 2S6·bit register; and the Am40S7/S0S7 is a single S12-bit register. 13 All three devices include on chip recirculate. The registers S 11 are all clocked by a single low-level clock input.
Published: |