http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf



Cypress Semiconductor Electronic Components Datasheet



W132

Spread Aware/ Ten/Eleven Output Zero Delay Buffer


No Preview Available !

W132 pdf
W132
Spread Aware™, Ten/Eleven Output Zero Delay Buffer
Features
• Spread Aware™—designed to work with SSFTG refer-
ence signals
• Well suited to both 100- and 133-MHz designs
• Ten (-09B) or Eleven (-10B) LVCMOS/LVTTL outputs
• Single output enable pin for -10 version, dual pins on
-09 devices allow shutting down a portion of the out-
puts.
• 3.3V power supply
• On board 25damping resistors
• Available in 24-pin TSSOP package
Block Diagram
Key Specifications
Operating Voltage: ................................................ 3.3V±10%
Operating Range: ........................25 MHz < fOUT < 140 MHz
Cycle-to-Cycle Jitter: ................................................<150 ps
Output to Output Skew: ............................................<100 ps
Phase Error Jitter: .....................................................<125 ps
Pin Configurations
FBIN
CLK
PLL
OE0:4
OE
OE5:8
FBOUT
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
configuration of these blocks dependent upon specific option being used
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE0:4
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
24 CLK
23 AVDD
22 VDD
21 Q9
20 Q8
19 GND
18 GND
17 Q7
16 Q6
15 Q5
14 VDD
13 FBIN
24 CLK
23 AVDD
22 VDD
21 Q8
20 Q7
19 GND
18 GND
17 Q6
16 Q5
15 VDD
14 OE5:8
13 FBIN
Spread Aware is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
December 3, 1999, rev. **.1



No Preview Available !

W132 pdf
W132
Pin Definitions
Pin
Name
Pin No.
(-09B)
CLK 24
FBIN
13
Q0:8
Q9
3, 4, 5, 8,
9, 16, 17,
20, 21
n/a
FBOUT
12
AVDD
23
AGND
VDD
GND
OE
1
2, 10, 15,
22
6, 7, 18,
19
n/a
OE0:4
11
OE5:8
14
Pin No.
(-10B)
24
13
3, 4, 5, 8,
9, 15, 16,
17, 20
21
12
23
1
2, 10, 14,
22
6, 7, 18,
19
11
n/a
n/a
Pin
Type
I
I
O
O
O
P
G
P
G
I
I
I
Pin Description
Reference Input: Output signals Q0:9 will be synchronized to this signal.
Feedback Input: This input must be fed by one of the outputs (typically FBOUT)
to ensure proper functionality. If the trace between FBIN and FBOUT is equal in
length to the traces between the outputs and the signal destinations, then the
signals received at the destinations will be synchronized to the CLK signal input.
Integrated Series Resistor Outputs: The frequency and phase of the signals
provided by these pins will be equal to the reference signal if properly laid out.
Each output has a 25series damping resistor integrated.
Integrated Series Resistor Output: The frequency and phase of the signal
provided by this pin will be equal to the reference signal if properly laid out. This
output has a 25series damping resistor integrated.
Feedback Output: This output has a 25series resistor integrated on chip.
Typically it is connected directly to the FBIN input with a trace equal in length to
the traces between outputs Q0:9 and the destination points of these output
signals.
Analog Power Connection: Connect to 3.3V. Use ferrite beads to help reduce
noise for optimal jitter performance.
Analog Ground Connection: Connect to common system ground plane.
Power Connections: Connect to 3.3V. Use ferrite beads to help reduce noise
for optimal jitter performance.
Ground Connections: Connect to common system ground plane.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) all outputs are disabled to a LOW state.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) outputs Q0:4 are disabled to a LOW state.
Output Enable Input: Tie to VDD (HIGH, 1) for normal operation. when brought
to GND (LOW, 0) outputs Q5:8 are disabled to a LOW state.
Overview
The W132 is a PLL-based clock driver designed for use in dual
inline memory modules. The clock driver has output frequen-
cies of up to 133 MHz and output to output skews of less than
250 ps. The W132 provides minimum cycle-to-cycle and long
term jitter, which is of significant importance to meet the tight
input-to-input skew budget in DIMM applications.
The current generation of 256 and 512 megabyte memory
modules needs to support 100-MHz clocking speeds. Espe-
cially for cards configured in 16x4 or 8x8 format, the clock sig-
nal provided from the motherboard is generally not strong
enough to meet all the requirements of the memory and logic
on the DIMM. The W132 takes in the signal from the mother-
board and buffers out clock signals with enough drive to sup-
port all the DIMM board clocking needs. The W132 is also
designed to meet the needs of new PC133 SDRAM designs,
operating to 133 MHz.
The W132 was specifically designed to accept SSFTG signals
currently being used in motherboard designs to reduce EMI.
Zero delay buffers which are not designed to pass this feature
through may cause skewing failures.
Output enable pins allow for shutdown of output when they are
not being used. This reduces EMI and power consumption.
2



Part Number W132
Description Spread Aware/ Ten/Eleven Output Zero Delay Buffer
Maker Cypress Semiconductor - Cypress Semiconductor
Total Page 5 Pages
PDF Download
W132 pdf
Download PDF File
W132 pdf
View for Mobile




Featured Datasheets

Part Number Description Manufacturers PDF
W1-07311APA-G0 TOUCH SCREEN W1-07311APA-G0
Power Systems GmbH
PDF
W10 1.5A WOM BRIDGE RECTIFIERS W10
Leshan Radio Company
PDF
W10 SINGLE-PHASE SILICON BRIDGE W10
GOOD-ARK Electronics
PDF
W10 1.5A SINGLE - PHASE SILICON BRIDGE W10
Semtech Corporation
PDF
W10 SINGLE PHASE SILICON BRIDGE RECTIFIER W10
Shanghai Sunrise Electronics
PDF
W10 SILICON BRIDGE RECTIFIERS W10
EIC discrete Semiconductors
PDF


Part Number Start With

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

site map

webmaste! click here

contact us

Buy Components