http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf



Freescale Semiconductor Electronic Components Datasheet



MC100ES6039

3.3V ECL/PECL/HSTL/LVDS Generation Chip



No Preview Available !

MC100ES6039 pdf
Freescale Semiconductor
Technical Data
3.3 V ECL/PECL/HSTL/LVDS ÷2/4,
÷4/6 Clock Generation Chip
The MC100ES6039 is a low skew ÷2/4, ÷4/6 clock generation chip designed
explicitly for low skew clock generation applications. The internal dividers are
synchronous to each other, therefore, the common output edges are all precisely
aligned. The device can be driven by either a differential or single-ended ECL or,
if positive power supplies are used, LVPECL input signals. In addition, by using
the VBB output, a sinusoidal source can be AC coupled into the device.
The common enable (EN) is synchronous so that the internal dividers will only
be enabled/disabled when the internal clock is already in the LOW state. This
avoids any chance of generating a runt clock pulse on the internal clock when the
device is enabled/disabled as can happen with an asynchronous control. The
internal enable flip-flop is clocked on the falling edge of the input clock, therefore,
all associated specification limits are referenced to the negative edge of the clock
input.
Upon startup, the internal flip-flops will attain a random state; therefore, for
systems which utilize multiple ES6039s, the master reset (MR) input must be
asserted to ensure synchronization. For systems which only use one ES6039,
the MR pin need not be exercised as the internal divider design ensures
synchronization between the ÷2/4 and the ÷4/6 outputs of a single device. All VCC
and VEE pins must be externally connected to power supply to guarantee proper
operation.
The 100ES Series contains temperature compensation.
Features
• Maximum Frequency >1.0 GHz Typical
• 50 ps Output-to-Output Skew
• PECL Mode Operating Range: VCC = 3.135 V to 3.8 V with VEE = 0 V
• ECL Mode Operating Range: VCC = 0 V with VEE = –3.135 V to –3.8 V
• Open Input Default State
• Synchronous Enable/Disable
• Master Reset for Synchronization of Multiple Chips
• VBB Output
• LVDS and HSTL Input Compatible
• 20-Lead Pb-Free Package Available
MC100ES6039
Rev 2, 06/2005
www.DataSheet4U.com
MC100ES6039
DW SUFFIX
20-LEAD SOIC PACKAGE
CASE 751D-07
EG SUFFIX
20-LEAD TSSOP PACKAGE
Pb-FREE PACKAGE
CASE 751D-07
ORDERING INFORMATION
Device
Package
MC100ES6039DW
SO-20
MC100ES6039DWR2
SO-20
MC100ES6039EG
SO-20 (Pb-Free)
MC100ES6039EGR2 SO-20 (Pb-Free)
© Freescale Semiconductor, Inc., 2005. All rights reserved.



No Preview Available !

MC100ES6039 pdf
VCC Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 VEE
20 19 18 17 16 15 14 13 12 11
12
VCC EN
3 4 5 6 7 8 9 10
CLK CLK VBB MR VCC NC
Warning: All VCC and VEE pins must be externally connected to
Power Supply to guarantee proper operation.
Figure 1. 20-Lead Pinout (Top View)
DIVSELa
CLK
CLK
Table 1. Pin Description
Pin
www.DataSheet4U.com
Function
CLK(1), CLK(1)
ECL Diff Clock Inputs
EN(1)
ECL Sync Enable
MR(1)
ECL Master Reset
VBB
Q0, Q1, Q0, Q1
ECL Reference Output
ECL Diff ÷2/4 Outputs
Q2, Q3, Q2, Q3
DIVSELa(1)
DIVSELb(1)
ECL Diff ÷4/6 Outputs
ECL Freq. Select Input ÷2/4
ECL Freq. Select Input ÷4/6
VCC ECL Positive Supply
VEE ECL Negative Supply
NC No Connect
1. Pins will default low when left open.
Q0
÷2/4 Q0
R Q1
Q1
EN
MR
DIVSELb
Q2
÷4/6 Q2
R Q3
Q3
VEE
Figure 2. Logic Diagram
Table 2. Function Tables
CLK
EN
ZL
ZZ H
XX
X = Don’t Care
Z = Low-to-High Transition
ZZ = High-to-Low Transition
DIVSELa
L
H
DIVSELb
L
H
MR Function
L Divide
L Hold Q0:3
H Reset Q0:3
Q0:1 Outputs
Divide by 2
Divide by 4
Q2:3 Outputs
Divide by 4
Divide by 6
MC100ES6039
2
Advanced Clock Drivers Device Data
Freescale Semiconductor



Part Number MC100ES6039
Description 3.3V ECL/PECL/HSTL/LVDS Generation Chip
Maker Freescale Semiconductor - Freescale Semiconductor
Total Page 8 Pages
PDF Download
MC100ES6039 pdf
Download PDF File
MC100ES6039 pdf
View for Mobile




Featured Datasheets

Part Number Description Manufacturers PDF
MC100ES6011 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer MC100ES6011
Motorola
PDF
MC100ES6014 2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver MC100ES6014
Freescale Semiconductor
PDF
MC100ES6017 3.3V ECL/PECL Quad Differential Receiver MC100ES6017
Freescale Semiconductor
PDF
MC100ES6039 3.3V ECL/PECL/HSTL/LVDS Generation Chip MC100ES6039
Freescale Semiconductor
PDF
MC100ES6056 2.5 V/3.3 V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer MC100ES6056
Freescale Semiconductor
PDF
MC100ES6056 ECL/LVPECL/LVDS DUAL DIFFERENTIAL 2:1 MULTIPLEXER MC100ES6056
Integrated Device Technology
PDF


Part Number Start With

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

site map

webmaste! click here

contact us

Buy Components