http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf



Cypress Semiconductor Electronic Components Datasheet



CG6462AM

(CG6457AM / CG6462AM) FAN Controller



No Preview Available !

CG6462AM pdf
PSoC™ Mixed-Signal Array
FAN Controller
CG6457AM and CG6462AM
Preliminary Data Sheet
Features
Excellent for Fan Control Applications
Powerful Harvard Architecture Processor
M8C Processor Speeds to 12 MHz
Low Power at High Speed
4.75V to 5.25V Operating Voltage
Extended Temperature Range:
-40°C to +125°C
Advanced Peripherals (PSoC Blocks)
4 Analog Type “E” PSoC Blocks Provide:
- 2 Comparators with DAC Refs
- Single or Dual 8-Bit 8:1 ADC
4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART, SPIMaster or Slave
- Connectable to All GPIO Pins
Complex Peripherals by Combining Blocks
Flexible On-Chip Memory
4K Flash Program Storage
256 Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
Complete Development Tools
Free Development Software
(PSoC™ Designer)
Full-Featured, In-Circuit Emulator and
Programmer
Full Speed Emulation
Complex Breakpoint Structure
128 Bytes Trace Memory
Precision, Programmable Clocking
Internal ±3.5% 24 MHz Oscillator
Internal Oscillator for Watchdog and Sleep
Programmable Pin Configurations
25 mA Drive on All GPIO
Pull Up, Pull Down, High Z, Strong, or Open
Drain Drive Modes on All GPIO
Up to 8 Analog Inputs on GPIO
Configurable Interrupt on All GPIO
Additional System Resources
I2C™ Master, Slave and Multi-Master to
400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
PSoC
CORE
SystemBus
Port 1 Port 0
Global Digital Interconnect
www.DataSheet4U.com
Global Analog Interconnect
SRAM
Interrupt
Controller
SROM
Flash
CPU Cor e
(M8C)
Sleep and
Watchdog
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
Digital
PSoC Block
Array
ANALOG SYSTEM
Analog
PSoC Block
Array
Analog
Ref .
Digital
Clocks
POR and LVD
I2 C
System Resets
SYSTEM RESOURCES
Internal
Voltage
Ref .
PSoC™ Functional Overview
The PSoC™ family consists of many Mixed-Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable component. A
PSoC device includes configurable blocks of analog and digital
logic, as well as programmable interconnect. This architecture
allows the user to create customized peripheral configurations,
to match the requirements of each individual application. Addi-
tionally, a fast CPU, Flash program memory, SRAM data mem-
ory, and configurable IO are included in a range of convenient
pinouts.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: the Core, the System Resources, the Digital
System, and the Analog System. Configurable global bus
resources allow all the device resources to be combined into a
complete custom system. Each PSoC device includes four digi-
tal blocks. Depending on the PSoC package, up to two analog
comparators and up to 16 general purpose IO (GPIO) are also
included. The GPIO provide access to the global digital and
analog interconnects.
The PSoC Core
The PSoC Core is a powerful engine that supports a rich
instruction set. It encompasses SRAM for data storage, an
interrupt controller, sleep and watchdog timers, and IMO (inter-
nal main oscillator) and ILO (internal low speed oscillator). The
May 24, 2005
© Cypress Semiconductor Corp. 2005 — Document No. 001-00353 Rev. **
1



No Preview Available !

CG6462AM pdf
CG64xxAM Preliminary Data Sheet
PSoC™ Overview
CPU core, called the M8C, is a powerful processor with speeds
up to 12 MHz. The M8C is a two MIPS 8-bit Harvard architec-
ture microprocessor.
System Resources provide additional capability, such as digital
clocks to increase the flexibility of the PSoC mixed-signal
arrays, I2C functionality for implementing an I2C master, slave,
multi-master, an internal voltage reference that provides an
absolute value of 1.3V to a number of PSoC subsystems, and
various system resets supported by the M8C.
The Digital System is composed of an array of digital PSoC
blocks, which can be configured into any number of digital
peripherals. The digital blocks can be connected to the GPIO
through a series of global busses that can route any signal to
any pin. Freeing designs from the constraints of a fixed periph-
eral controller.
The Analog System is composed of four analog PSoC blocks,
supporting comparators and analog-to-digital conversion up to
8 bits in precision.
The Digital System
The Digital System is composed of 4 digital PSoC blocks. Each
block is an 8-bit resource that can be used alone or combined
with other blocks to form 8, 16, 24, and 32-bit peripherals, which
are called user module references. Digital peripheral configura-
tions include those listed below.
PWMs (8 to 32 bit)
PWMs with Dead band (8 to 24 bit)
Counters (8 to 32 bit)
Timers (8 to 32 bit)
UART 8 bit with selectable parity
SPI master and slave
I2C slave, master, multi-master (1 available as a System
Resource)
www.DaCtaySchliceaetl4RUe.cdoumndancy Checker/Generator (8 to 32 bit)
IrDA (up to 4)
Pseudo Random Sequence Generators (8 to 32 bit)
The digital blocks can be connected to any GPIO through a
series of global busses that can route any signal to any pin. The
busses also allow for signal multiplexing and for performing
logic operations. This configurability frees your designs from the
constraints of a fixed peripheral controller.
Digital blocks are provided in rows of four, where the number of
blocks varies by PSoC device family. This allows you the opti-
mum choice of system resources for your application. Family
resources are shown in the table titled “PSoC Device Charac-
teristics” on page 3.
Port 1
Port 0
8
8
DigitalClocks To SystemBus
FromCore
ToAnalog
System
DIGITAL SYSTEM
Digita l PSoCBlock Arra y
Row 0
4
DBB00 DBB01 DCB02 DCB03
4
GIE[7:0]
GIO[7:0]
Gl ob al Di g i ta l
Interconnect
GOE[7:0]
GOO[7:0]
8
8
Digital System Block Diagram
The Analog System
The Analog System is composed of 4 configurable blocks to
allow creation of complex analog signal flows. Analog peripher-
als are very flexible and can be customized to support specific
application requirements. Some of the more common PSoC
analog functions (most available as user modules) are listed
below.
Analog-to-digital converters (single or dual, with 10-bit reso-
lution)
Pin-to-pin comparators (1)
Single-ended comparators (up to 2) with absolute (1.3V) ref-
erence
1.3V reference (as a System Resource)
In most PSoC devices, analog blocks are provided in columns
of three, which includes one CT (Continuous Time) and two SC
(Switched Capacitor) blocks. The CG64xxAM devices provide
limited functionality Type “E” analog blocks. Each column con-
tains one CT block and one SC block.
The number of blocks is on the device family which is detailed
in the table titled “PSoC Device Characteristics” on page 3.
May 24, 2005
Document No. 001-00353 Rev. **
2



Part Number CG6462AM
Description (CG6457AM / CG6462AM) FAN Controller
Maker Cypress Semiconductor - Cypress Semiconductor
Total Page 25 Pages
PDF Download
CG6462AM pdf
Download PDF File
CG6462AM pdf
View for Mobile




Featured Datasheets

Part Number Description Manufacturers PDF
CG6462AM (CG6457AM / CG6462AM) FAN Controller CG6462AM
Cypress Semiconductor
PDF


Part Number Start With

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

site map

webmaste! click here

contact us

Buy Components