http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf



Analog Devices Semiconductor Electronic Components Datasheet



AD6649

IF Diversity Receiver



No Preview Available !

AD6649 pdf
www.DataSheet4U.net
IF Diversity Receiver
AD6649
FEATURES
APPLICATIONS
SNR = 73.0 dBFS in a 95 MHz bandwidth at
185 MHz AIN and 245.76 MSPS
SFDR = 85 dBc at 185 MHz AIN and 250 MSPS
Noise density = −151.2 dBFS/Hz input at 185 MHz, −1 dBFS
AIN and 250 MSPS
Total power consumption: 1 W with fixed-frequency NCO,
95 MHz FIR filter
1.8 V supply voltages
LVDS (ANSI-644 levels) outputs
Integer 1-to-8 input clock divider (625 MHz maximum input)
Integrated dual-channel ADC
Sample rates of up to 250 MSPS
IF sampling frequencies to 400 MHz
Internal ADC voltage reference
Flexible input range
1.4 V p-p to 2.1 V p-p (1.75 V p-p nominal)
ADC clock duty cycle stabilizer
95 dB channel isolation/crosstalk
Integrated wideband digital processor
32-bit complex numerically controlled oscillator (NCO)
FIR filter with 2 modes
Real output from an fS/4 output NCO
Amplitude detect bits for efficient AGC implementation
Energy saving power-down modes
Decimated, interleaved real LVDS data outputs
Communications
Diversity radio systems
Multimode digital receivers (3G)
TD-SCDMA, WiMax, WCDMA,
CDMA2000, GSM, EDGE, LTE
General-purpose software radios
Broadband data applications
GENERAL DESCRIPTION
The AD6649 is a mixed-signal intermediate frequency (IF) receiver
consisting of dual 14-bit, 250 MSPS ADCs and a wideband digital
downconverter (DDC). The AD6649 is designed to support
communications applications, where low cost, small size, wide
bandwidth, and versatility are desired.
The dual ADC cores feature a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth inputs supporting a variety of
user-selectable input ranges. An integrated voltage reference
eases design considerations. A duty cycle stabilizer is provided to
compensate for variations in the ADC clock duty cycle, allowing
the converters to maintain excellent performance.
FUNCTIONAL BLOCK DIAGRAM
AVDD
FDA
DRVDD
VIN+A
VIN–A
THRESHOLD DETECT
ADC
DC
CORRECTION
I SELECTABLE
FIR
FILTER
Q SELECTABLE
FIR
FILTER
AD6649
DIGITAL
INTERLEAVING
OR+
OR–
D13+/D13–
D0+/D0–
REFERENCE
32-BIT
TUNING NCO
VIN–B
VIN+B
DC
CORRECTION
ADC
THRESHOLD DETECT
Q SELECTABLE
FIR
FILTER
I SELECTABLE
FIR
FILTER
fS/4
NCO
DIVIDE 1
TO 8
DUTY
CYCLE
STABILIZER
DCO
GENERATION
MULTICHIP
SYNC
PROGRAMMING DATA
SPI
CLK+
CLK–
DCO+
DCO–
SYNC
AGND
FDB
PDWN
OEB
SDIO SCLK CSB
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2011 Analog Devices, Inc. All rights reserved.



No Preview Available !

AD6649 pdf
AD6649
TABLE OF CONTENTS
Features .............................................................................................. 1 
Applications....................................................................................... 1 
General Description ......................................................................... 1 
Functional Block Diagram .............................................................. 1 
Revision History ............................................................................... 2 
Product Highlights ........................................................................... 3 
Specifications..................................................................................... 4 
ADC DC Specifications................................................................. 4 
ADC AC Specifications ................................................................. 5 
Digital Specifications ..................................................................... 6 
Switching Specifications ................................................................ 8 
Timing Specifications .................................................................. 9 
Absolute Maximum Ratings.......................................................... 10 
Thermal Characteristics ............................................................ 10 
ESD Caution................................................................................ 10 
Pin Configuration and Function Descriptions........................... 11 
Typical Performance Characteristics ........................................... 13 
Equivalent Circuits ......................................................................... 16 
Theory of Operation ...................................................................... 17 
ADC Architecture ...................................................................... 17 
Analog Input Considerations.................................................... 17 
Voltage Reference ....................................................................... 19 
Clock Input Considerations ...................................................... 19 
Power Dissipation and Standby Mode..................................... 20 
Digital Outputs ........................................................................... 21 
Digital Processing ........................................................................... 22 
Numerically Controlled Oscillator (NCO) ............................. 22 
NCO and FIR Filter Modes....................................................... 22 
REVISION HISTORY
4/11—Revision 0: Initial Version
fS/4 Fixed-Frequency NCO ....................................................... 22 
Numerically Controlled Oscillator (NCO) ................................. 23 
Frequency Translation ............................................................... 23 
NCO Synchronization ............................................................... 23 
NCO Amplitude and Phase Dither.......................................... 23 
FIR Filters ........................................................................................ 24 
FIR Synchronization .................................................................. 24 
Filter Performance...................................................................... 24 
Output NCO ............................................................................... 25 
ADC Overrange and Gain Control.............................................. 26 
ADC Overrange (OR)................................................................ 26 
Gain Switching............................................................................ 26 
DC Correction ................................................................................ 27 
Channel/Chip Synchronization.................................................... 28 
Serial Port Interface (SPI).............................................................. 29 
Configuration Using the SPI..................................................... 29 
Hardware Interface..................................................................... 29 
SPI Accessible Features.............................................................. 30 
Memory Map .................................................................................. 31 
Reading the Memory Map Register Table............................... 31 
Memory Map Register Table..................................................... 32 
Memory Map Register Description ......................................... 36 
Applications Information .............................................................. 39 
Design Guidelines ...................................................................... 39 
Outline Dimensions ....................................................................... 40 
Ordering Guide .......................................................................... 40 
Rev. 0 | Page 2 of 40



Part Number AD6649
Description IF Diversity Receiver
Maker Analog Devices - Analog Devices
Total Page 30 Pages
PDF Download
AD6649 pdf
Download PDF File
AD6649 pdf
View for Mobile




Featured Datasheets

Part Number Description Manufacturers PDF
AD660 Monolithic 16-Bit Serial/Byte DACPORT AD660
Analog Devices
PDF
AD6600 Dual Channel/ Gain-Ranging ADC with RSSI AD6600
Analog Devices
PDF
AD6620 65 MSPS Digital Receive Signal Processor AD6620
Analog Devices
PDF
AD6622 Four-Channel/ 75 MSPS Digital Transmit Signal Processor TSP AD6622
Analog Devices
PDF
AD6623 4-Channel/ 104 MSPS Digital Transmit Signal Processor TSP AD6623
Analog Devices
PDF
AD6624 80 MSPS Digital Receive Signal Processor AD6624
Analog Devices
PDF


Part Number Start With

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

site map

webmaste! click here

contact us

Buy Components