http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf



Analog Devices Semiconductor Electronic Components Datasheet



AD6640

12-Bit/ 65 MSPS IF Sampling A/D Converter



No Preview Available !

AD6640 pdf
a
FEATURES
65 MSPS Minimum Sample Rate
80 dB Spurious-Free Dynamic Range
IF-Sampling to 70 MHz
710 mW Power Dissipation
Single +5 V Supply
On-Chip T/H and Reference
Twos Complement Output Format
3.3 V or 5 V CMOS-Compatible Output Levels
APPLICATIONS
Cellular/PCS Base Stations
Multichannel, Multimode Receivers
GPS Anti-Jamming Receivers
Communications Receivers
Phased Array Receivers
12-Bit, 65 MSPS
IF Sampling A/D Converter
AD6640
FUNCTIONAL BLOCK DIAGRAM
AIN
AIN
VREF
ENCODE
ENCODE
AVCC
DVCC
BUF TH1
TH2
TH3 A
ADC
+2.4V
REFERENCE
INTERNAL
TIMING
GND
ADC
DAC
AD6640
7
6
DIGITAL ERROR CORRECTION LOGIC
MSB
LSB
D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
PRODUCT DESCRIPTION
The AD6640 is a high speed, high performance, low power,
monolithic 12-bit analog-to-digital converter. All necessary
functions, including track-and-hold (T/H) and reference are
included on-chip to provide a complete conversion solution.
The AD6640 runs on a single +5 V supply and provides CMOS-
compatible digital outputs at 65 MSPS.
Specifically designed to address the needs of multichannel,
multimode receivers, the AD6640 maintains 80 dB spurious-
free dynamic range (SFDR) over a bandwidth of 25 MHz.
Noise performance is also exceptional; typical signal-to-noise
ratio is 68 dB.
The AD6640 is built on Analog Devices’ high speed complemen-
tary bipolar process (XFCB) and uses an innovative multipass
architecture. Units are packaged in a 44-terminal Plastic Thin
Quad Flatpack (TQFP) specified from –40°C to +85°C.
PRODUCT HIGHLIGHTS
1. Guaranteed sample rate is 65 MSPS.
2. Fully differential analog input stage specified for frequencies
up to 70 MHz; enables “IF Sampling.”
3. Low power dissipation: 710 mW off a single +5 V supply.
4. Digital outputs may be run on +3.3 V supply for easy inter-
face to digital ASICs.
5. Complete Solution: reference and track-and-hold.
6. Packaged in small, surface mount, plastic 44-terminal TQFP.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1998



No Preview Available !

AD6640 pdf
AD6640–SPECIFICATIONS
DC SPECIFICATIONS (AVCC = +5 V, DVCC = +3.3 V; TMIN = –40؇C, TMAX = +85؇C)
Parameter
Temp
Test
Level
AD6640AST
Min Typ
Max
Units
RESOLUTION
12 Bits
ACCURACY
No Missing Codes
Offset Error
Gain Error
Differential Nonlinearity (DNL)1
Integral Nonlinearity (INL)1
+25°C
Full
Full
+25°C
Full
I
VI
VI
I
V
GUARANTEED
–10 3.5
–10 4.0
–1.0 ± 0.5
± 1.25
+10
+10
+1.5
mV
% FS
LSB
LSB
TEMPERATURE DRIFT
Offset Error
Gain Error
Full V
Full V
50
100
ppm/°C
ppm/°C
POWER SUPPLY REJECTION (PSRR)
REFERENCE OUT (VREF)2
ANALOG INPUTS (AIN, AIN)3
Analog Input Common-Mode Range4
Differential Input Voltage Range
Differential Input Resistance
Differential Input Capacitance
Full
Full
Full
Full
Full
+25°C
V
V
V
V
IV
V
0.7
± 0.5
2.4
VREF ± 0.05
2.0
0.9
1.5
1.1
mV/V
V
V
V p-p
k
pF
POWER SUPPLY
Supply Voltage
AVCC
DVCC
Supply Current
IAVCC (AVCC = 5.0 V)
IDVCC (DVCC = 3.3 V)
Full VI
4.75
5.0
5.25 V
Full VI
3.0
3.3 5.25 V
Full VI
Full VI
135 160
10 20
mA
mA
POWER CONSUMPTION
Full VI
710 865
mW
NOTES
1ENCODE = 20 MSPS
2If VREF is used to provide a dc offset to other circuits, it should first be buffered.
3The AD6640 is designed to be driven differentially. Both AIN and AIN should be driven at levels VREF ± 0.5 volts. The input signals should be 180 degrees out of phase to
produce a 2 V p-p differential input signal. See Driving the Analog Inputs section for more details.
4Analog input common-mode range specifies the offset range the analog inputs can tolerate in dc-coupled applications (see Figure 35 for more detail).
Specifications subject to change without notice.
DIGITAL SPECIFICATIONS (AVCC = +5 V, DVCC = +3.3 V; TMIN = –40؇C, TMAX = +85؇C)
Parameter
Temp
Test
Level
AD6640AST
Min Typ
Max
Units
LOGIC INPUTS (ENC, ENC)1
Encode Input Common-Mode Range2
Differential Input Voltage
Single-Ended Encode
Logic Compatibility3
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current (VINH = 5 V)
Logic “0” Current (VINL = 0 V)
Input Capacitance
Full
Full
Full
Full
Full
Full
+25°C
IV
IV
VI
VI
VI
VI
V
0.2
0.4
2.0
0
500
–400
TTL/CMOS
650
–320
2.5
2.2
10
5.0
0.8
800
–200
V
V p-p
V p-p
V
V
µA
µA
pF
LOGIC OUTPUTS (D11–D0)4
Logic Compatibility
Logic “1” Voltage (DVCC = +3.3 V)
Logic “0” Voltage (DVCC = +3.3 V)
Logic “1” Voltage (DVCC = +5.0 V)
Logic “0” Voltage (DVCC = +5.0 V)
Output Coding
Full VI
Full VI
Full IV
Full IV
CMOS
2.8 DVCC – 0.2
0.2
4.5 DVCC – 0.3
0.35
Twos Complement
0.5
0.5
V
V
V
V
NOTES
1Best dynamic performance is obtained by driving ENC and ENC differentially. See Encoding the AD6640 section for more details. Performance versus ENC/ENC power is
shown in Figure 18 under Typical Performance Characteristics.
2For dc-coupled applications, Encode Input Common-Mode Range specifies the common-mode range the encode inputs can tolerate when driven differentially by minimum
differential input voltage of 0.4 V p-p. For differential input voltage swings greater than 0.4 V p-p, the common-mode range will change. The minimum value insures that the
input voltage on either encode pin does not go below 0 V. The maximum value insures that the input voltage on either encode pin does not go below 2.0 V or above AVCC (e.g.,
for a differential input swing of 0.8 V, the min and max common-mode specs become 0.4 V and 2.4 V respectively).
3ENC or ENC may be driven alone if desired, but performance will likely be degraded. Logic Compatibility specifications are provided to show that TTL or CMOS clock sources
will work. When driving only one encode input, bypass the complementary input to GND with 0.01 µF.
4Digital output load is one LCX gate.
Specifications subject to change without notice.
–2– REV. 0



Part Number AD6640
Description 12-Bit/ 65 MSPS IF Sampling A/D Converter
Maker Analog Devices - Analog Devices
Total Page 24 Pages
PDF Download
AD6640 pdf
Download PDF File
AD6640 pdf
View for Mobile




Featured Datasheets

Part Number Description Manufacturers PDF
AD660 Monolithic 16-Bit Serial/Byte DACPORT AD660
Analog Devices
PDF
AD6600 Dual Channel/ Gain-Ranging ADC with RSSI AD6600
Analog Devices
PDF
AD6620 65 MSPS Digital Receive Signal Processor AD6620
Analog Devices
PDF
AD6622 Four-Channel/ 75 MSPS Digital Transmit Signal Processor TSP AD6622
Analog Devices
PDF
AD6623 4-Channel/ 104 MSPS Digital Transmit Signal Processor TSP AD6623
Analog Devices
PDF
AD6624 80 MSPS Digital Receive Signal Processor AD6624
Analog Devices
PDF


Part Number Start With

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z

site map

webmaste! click here

contact us

Buy Components