Dual D-Type Positive Edge-Triggered Flip-Flop

www.DataSheet4U.com MC74AC74, MC74ACT74 Dual D−Type Positive Edge−Triggered Flip−Flop The MC74AC74/74ACT74 is a dual D−type flip−flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous Inputs: LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH Features http://onsemi.com PDIP−14 N SUFFIX CASE 646 1 14 1 14 SOIC−14 D SUFFIX CASE 751A 14 1 TSSOP−14 DT SUFFIX CASE 948G • Outputs Source/Sink 24 mA • ′ACT74 Has TTL Compatible Inputs • Pb−Free Packages are Available VCC 14 CD2 13 D2 12 CP2 11 SD2 10 Q2 9 Q2 8 14 1 SOEIAJ−14 M SUFFIX CASE 965 ORDERING INFORMATION CD1 D1 Q1 CP1 SD1 Q1 SD2 CP2 Q2 D2 CD2 Q2 See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet. 1 CD1 2 D1 3 CP1 4 SD1 5 Q1 6 Q1 7 GND Figure 1. Pinout: 14−Lead Packages Conductors (Top View) PIN ASSIGNMENT PIN D1, D2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q1, Q2, Q2 FUNCTION Data Inputs Clock Pulse Inputs Direct Clear Inputs Direct Set Inputs Outputs © Semiconductor Components Industries, LLC, 2006 October, 2006 − Rev. 7 1 Publication Order Number: MC74AC74/D MC74AC74, MC74ACT74 TRUTH TABLE (Each Half) Inputs SD L H L H H H NOTE: CD H L L H H H CP X X X D X X X H L X Q H L H H L Q0 Outputs Q L H H L H Q0 Q1 SD1 D1 Q1 CD1 CP1 L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial; = LOW-to-HIGH Clock Transition Q0(Q0) = Previous Q(Q) before LOW-to-HIGH Transition of Clock Q2 SD2 D2 CP2 Q2 CD2 Figure 2. Logic Symbol SD D Q CP Q CD NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Figure 3. Logic Diagram MAXIMUM RATINGS Symbol VCC Vin Vout Iin Iout ICC Tstg Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Sink/Source Current, per Pin DC VCC or GND Current per Output Pin Storage Temperature Value −0.5 to +7.0 −0.5 to VCC +0.5 −0.5 to VCC +0.5 ±20 ±50 ±50 −65 to +150 Unit V V V mA mA mA °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. http://onsemi.com 2 MC74AC74, MC74ACT74 RECOMMENDED OPERATING CONDITIONS Symbol VCC Vin, Vout tr, tf Supply Voltage DC Input Voltage, Output Voltage (Ref. to GND) Input Rise and Fall Time (Note ) ′AC Devices except Schmitt Inputs Input Rise and Fall Time (Note ) ′ACT Devices except Schmitt Inputs Junction Temperature (PDIP) Operating Ambient Temperature Range Output Current − High Output Current − Low VCC @ 3.0 V VCC @ 4.5 V VCC @ 5.5 V VCC @ 4.5 V VCC @ 5.5 V Parameter ′AC ′ACT Min 2.0 4.5 0 − − − − − − −40 − − Typ 5.0 5.0 − 150 40 25 10 8.0 − 25 − − Max 6.0 5.5 VCC − − − − − 140 85 −24 24 ns/V °C °C mA mA ns/V Unit V V tr, tf TJ TA IOH IOL 1. Vin from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. Vin from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times. DC CHARACTERISTICS 74AC Symbol Parameter VCC (V) TA = +25°C Typ VIH Minimum High Level Input Voltage Maximum Low Level Input Voltage Minimum High Level Output Voltage 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 VOL Maximum Low Level Output Voltage 3.0 4.5 5.5 3.0 4.5 5.5 IIN IOLD IOHD ICC Maximum Input Leakage Current †Minimum Dynamic Output Current Maximum Quiescent Supply Current 5.5 5.5 5.5 5.5 1.5 2.25 2.75 1.5 2.25 2.75 2.99 4.49 5.49 − − − 0.002 0.001 0.001 − − − − − − − 74AC TA = −40°C to +85°C Unit Conditions Guaranteed Limits 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 2.56 3.86 4.86 0.1 0.1 0.1 0.36 0.36 0.36 ±0.1 − − 4.0 2.1 3.15 3.85 0.9 1.35 1.65 2.9 4.4 5.4 2.46 3.76 4.76 0.1 0.1 0.1 0.44 0.44 0.44 ±1.0 75 −75 40 V VOUT = 0.1 V or VCC − 0.1 V VOUT = 0.1 V or VCC − 0.1 V IOUT = −50 mA VIL V VOH V V *VIN = VIL or VIH −12 mA IOH −24 mA −24 mA IOUT = 50 mA V V *VIN = VIL or VIH 12 mA IOL 24 mA 24 mA VI = VCC, GND VOLD = 1.65 V Max VOHD = 3.85 V Min VIN = VCC or GND mA mA mA mA *All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. NOTE: IIN and ICC @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V VCC. http://onsemi.com 3 MC74AC74, MC74ACT74 AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D) 74AC Symbol Parameter VCC* (V) Min fmax tPLH tPHL tPLH tPHL Maximum Clock Frequency Propagation Delay CDn or SDn to Qn or Qn Propagation Delay CDn or SDn to Qn or Qn Propagation Delay CPn to Qn or Qn Propagation Delay CPn to Qn or Qn 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 100 140 5.0 3.5 4.0 3.0 4.5 3.5 3.5 2.5 TA = +25°C CL = 50 pF Typ 125 160 8.0 6.0 10.5 8.0 8.0 6.0 8.0 6.0 Max − − 12.5 9.0 12.0 9.5 13.5 10.0 14.0 10.0 74AC TA = −40°C to +85°C CL = 50 pF Min 95 125 4.0 3.0 3.5 2.5 4.0 3.0 3.5 2.5 Max − − 13.0 10.0 13.5 10.5 16.0 10.5 14.5 10.5 MHz ns ns ns ns 3−3 3−6 3−6 3−6 3−6 Unit Fig. No. *Voltage Range 3.3 V is 3.3 V ±0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V. AC OPERATING REQUIREMENTS 74AC Symbol Parameter VCC* (V) Typ ts th tw trec Set-up Time, HIGH or LOW Dn to CPn Hold Time, HIGH or LOW Dn to CPn CPn or CDn or SDn Pulse Width Recovery TIme CDn or SDn to CP 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 1.5 1.0 −2.0 −1.5 3.0 2.5 −2.5 −2.0 TA = +25°C CL = 50 pF 74AC TA = −40°C to +85°C CL = 50 pF Unit Fig. No. Guaranteed Minimum 4.0 3.0 0.5 0.5 5.5 4.5 0 0 4.5 3.0 0.5 0.5 7.0 5.0 0 0 ns ns ns ns 3−9 3−9 3−6 3−9 *Voltage Range 3.3 V is 3.3 V ±0.3 V. Voltage Range 5.0 V is 5.0 V ±0.5 V. http://onsemi.com 4 MC74AC74, MC74ACT74 DC CHARACTERISTICS 74ACT Symbol Parameter VCC (V) TA = +25°C Typ VIH VIL VOH Minimum High Level Input Voltage Maximum Low Level Input Voltage Minimum High Level Output Voltage 4.5 5.5 4.5 5.5 4.5 5.5 4.5 5.5 VOL Maximum Low Level Output Voltage 4.5 5.5 4.5 5.5 IIN DICCT IOLD IOHD ICC Maximum Input Leakage Current Additional Max. ICC/Input †Minimum Dynamic Output Current Maximum Quiescent Supply Current 5.5 5.5 5.5 5.5 5.5 1.5 1.5 1.5 1.5 4.49 5.49 − − 0.001 0.001 − − − 0.6 − − − 74ACT TA = −40°C to +85°C Unit Conditions Guaranteed Limits 2.0 2.0 0.8 0.8 4.4 5.4 3.86 4.86 0.1 0.1 0.36 0.36 ±0.1 − − − 4.0 2.0 2.0 0.8 0.8 4.4 5.4 3.76 4.76 0.1 0.1 0.44 0.44 ±1.0 1.5 75 −75 40 V V V VOUT = 0.1 V or VCC − 0.1 V VOUT = 0.1 V or VCC − 0.1 V IOUT = −50 mA *VIN = VIL or VIH −24 mA IOH −24 mA IOUT = 50 mA *VIN = VIL or VIH 24 mA IOL 24 mA VI = VCC, GND VI = VCC − 2.1 V VOLD = 1.65 V Max VOHD = 3.85 V Min VIN = VCC or GND V V V mA mA mA mA mA *All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D) 74ACT Symbol Parameter VCC* (V) Min fmax tPLH tPHL tPLH tPHL Maximum Clock Frequency Propagation Delay CDn or SDn to Qn or Qn Propagation Delay CDn or SDn to Qn or Qn Propagation Delay CPn to Qn or Qn Propagation Delay CPn to Qn or Qn 5.0 5.0 5.0 5.0 5.0 145 3.0 3.0 4.0 3.5 TA = +25°C CL = 50 pF Typ 210 5.5 6.0 7.5 6.0 Max − 9.5 10.0 11.0 10.0 74ACT TA = −40°C to +85°C CL = 50 pF Min 125 2.5 3.0 4.0 3.0 Max − 10.5 11.5 13.0 11.5 MHz ns ns ns ns 3−3 3−6 3−6 3−6 3−6 Unit Fig. No. *Voltage Range 5.0 V is 5.0 V ±0.5 V. http://onsemi.com 5 MC74AC74, MC74ACT74 AC OPERATING REQUIREMENTS 74ACT Symbol Parameter VCC* (V) Typ ts th tw trec Set-up Time, HIGH or LOW Dn to CPn Hold Time, HIGH or LOW Dn to CPn CPn or CDn or SDn Pulse Width Recovery TIme CDn or SDn to CP 5.0 5.0 5.0 5.0 1.0 −0.5 3.0 −2.5 TA = +25°C CL = 50 pF 74ACT TA = −40°C to +85°C CL = 50 pF Unit Fig. No. Guaranteed Minimum 3.0 1.0 5.0 0 3.5 1.0 6.0 0 ns ns ns ns 3−9 3−9 3−6 3−9 *Voltage Range 5.0 V is 5.0 V ±0.5 V. CAPACITANCE Symbol CIN CPD Input Capacitance Power Dissipation Capacitance Parameter Value Typ 4.5 35 Unit pF pF Test Conditions VCC = 5.0 V VCC = 5.0 V http://onsemi.com 6 MC74AC74, MC74ACT74 ORDERING INFORMATION Device MC74AC74N MC74AC74NG MC74ACT74N MC74ACT74NG MC74AC74D MC74AC74DG MC74AC74DR2 MC74AC74DR2G MC74ACT74D MC74ACT74DG MC74ACT74DR2 MC74ACT74DR2G MC74AC74DT MC74AC74DTR2 MC74AC74DTR2G MC74ACT74DT MC74ACT74DTR2 MC74ACT74DTR2G MC74AC74MEL MC74AC74MELG MC74ACT74MEL MC74ACT74MELG Package PDIP−14 PDIP−14 (Pb−Free) PDIP−14 PDIP−14 (Pb−Free) SOIC−14 SOIC−14 (Pb−Free) SOIC−14 SOIC−14 (Pb−Free) SOIC−14 SOIC−14 (Pb−Free) SOIC−14 SOIC−14 (Pb−Free) TSSOP−14* TSSOP−14* TSSOP−14* TSSOP−14* TSSOP−14* TSSOP−14* SOEIAJ−14 SOEIAJ−14 (Pb−Free) SOEIAJ−14 SOEIAJ−14 (Pb−Free) 2500/Tape & Reel 96 Units/Rail 2500/Tape & Reel 96 Units/Rail 2500/Tape & Reel 55 Units/Rail 2500/Tape & Reel 55 Units/Rail Shipping † 25 Units/Rail 2000/Tape & Reel †For informati