www.DataSheet4U.com
FUJITSU SEMICONDUCTOR DATA SHEET
DS05-20891-4E
FLASH MEMORY
CMOS
16 M (2 M × 8/1 M × 16) BIT Dual Operation
MBM29DS163TE/BE10
s DESCRIPTION
The MBM29DS163TE/BE is 16 M-bit, 1.8 V-only Flash memory organized as 2 M bytes of 8 bits each or 1 M words of 16 bits each. The device is offered in 48-pin TSOP (1) and 48-ball FBGA packages. This device is designed to be programmed in system with standard system 1.8 V VCC supply. 12.0 V VPP and 5.0 V VCC are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers. (Continued)
s PRODUCT LINE UP
Part No. Power Supply Voltage (V) Max Address Access Time (ns) Max CE Access Time (ns) Max OE Access Time (ns) MBM29DS163TE/BE10 VCC = 2.0 V +0.2 V −0.2 V 100 100 35
s PACKAGES
48-pin plastic TSOP (1) Marking Side 48-pin plastic TSOP (1) 48-ball plastic FBGA
(FPT-48P-M19)
Marking Side (FPT-48P-M20)
(BGA-48P-M11)
MBM29DS163TE/BE10
(Continued)
The device is organized into two banks, Bank 1 and Bank 2, which can be considered to be two separate memory arrays as far as certain operations are concerned. This device is the same as Fujitsu’s standard 1.8 V only Flash memories with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank. The standard device offers access time 100 ns, allowing operation of high-speed microprocessors without wait state. To eliminate bus contention the device has separate chip enable (CE) , write enable (WE) , and output enable (OE) controls. The device is pin and command set compatible with JEDEC standard E2PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices. The device is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This invokes the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verify proper cell margin. A sector is typically erased and verified in 1.0 second (if already completely preprogrammed) . The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The device is erased when shipped from the factory. The device features single 1.8 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low VCC detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ7, by the Toggle Bit feature on DQ6, or the RY/BY output pin. Once the end of a program or erase cycle is completed, the device internally resets to the read mode. The device also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system’s microprocessor to read the boot-up firmware from the Flash memory. Fujitsu’s Flash technology combines years of EPROM and E2PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The device memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.
2
MBM29DS163TE/BE10
s FEATURES
• 0.23 µm Process Technology • Simultaneous Read/Write Operations (Dual Bank) Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations Read-while-erase Read-while-program • Single 1.8 V Read, Program, and Erase Minimized system level power requirements • Compatible with JEDEC-standard Commands Use the same software commands as E2PROMs • Compatible with JEDEC-standard Worldwide Pinouts 48-pin TSOP (1) (Package suffix : TN − Normal Bend Type, TR − Reversed Bend Type) 48-ball FBGA (Package suffix : PBT) • Minimum 100,000 Program/Erase Cycles • High Performance 100 ns maximum access time • Sector Erase Architecture Eight 4 K word and thirty-one 32 K word sectors in word mode Eight 8 K byte and thirty-one 64 K byte sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase. • Boot Code Sector Architecture T = Top sector B = Bottom sector • HiddenROM Region 64 K byte of HiddenROM, accessible through a new “HiddenROM Enable” command sequence Factory serialized and protected to provide a secure electronic serial number (ESN) • WP/ACC Input Pin At VIL, allows protection of boot sectors, regardless of sector protection/unprotection status At VIH, allows removal of boot sector protection At VACC, increases program performance • Embedded EraseTM* Algorithms Automatically pre-programs and erases the chip or any sector • Embedded ProgramTM* Algorithms Automatically writes and verifies data at specified address • Data Polling and Toggle Bit feature for detection of program or erase cycle completion • Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion • Automatic Sleep Mode When addresses remain stable, automatically switch themselves to low power mode. • Program Suspend/Resume • Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device • Sector Group Protection Hardware method disables any combination of sector groups from program or erase operations • Sector Group Protection Set function by Extended sector group protection command • Fast Programming Function by Extended Command • Temporary Sector Group Unprotection Temporary sector group unprotection via the RESET pin. • In accordance with CFI (Common Flash Memory Interface)
*: Embedded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc.
3
MBM29DS163TE/BE10
s PIN ASSIGNMENTS
TSOP (1)
A15 A14 A13 A12 A11 A10 A9 A8 A19 N.C. WE RESET N.C. WP/ACC RY/BY A18 A17 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 (Marking Side) 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 A16 BYTE VSS DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE VSS CE A0
MBM29DS163TE/BE Normal Bend
(FPT-48P-M19)
A1 A2 A3 A4 A5 A6 A7 A17 A18 RY/BY WP/ACC N.C. RESET WE N.C. A19 A8 A9 A10 A11 A12 A13 A14 A15 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (Marking Side) 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
MBM29DS163TE/BE Reverse Bend
A0 CE VSS OE DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 DQ11 VCC DQ4 DQ12 DQ5 DQ13 DQ6 DQ14 DQ7 DQ15/A-1 VSS BYTE A16
(FPT-48P-M20)
(Continued)
4
MBM29DS163TE/BE10
(Continued)
FBGA (TOP VIEW) Marking Side
A6 A13 A5 A9 A4 WE A3 RY/BY A2 A7 A1 A3
B6 A12 B5 A8 B4 RESET B3 WP/ ACC B2 A17 B1 A4
C6 A14 C5 A10 C4 N.C. C3 A18 C2 A6 C1 A2
D6 A15 D5 A11 D4 A19 D3 N.C. D2 A5 D1 A1
E6 A16 E5 DQ7 E4 DQ5 E3 DQ2 E2 DQ0 E1 A0
F6 BYTE F5 DQ14 F4 DQ12 F3 DQ10 F2 DQ8 F1 CE
G6 DQ15/ A-1 G5 DQ13 G4 VCC G3 DQ11 G2 DQ9 G1 OE
H6 VSS H5 DQ6 H4 DQ4 H3 DQ3 H2 DQ1 H1 VSS
(BGA-48P-M11)
5
MBM29DS163TE/BE10
s PIN DESCRIPTION
Pin A19 to A0, A-1 DQ15 to DQ0 CE OE WE RY/BY RESET BYTE WP/ACC N.C. VSS VCC Address Inputs Data Inputs/Outputs Chip Enable Output Enable Write Enable Ready/Busy Output Hardware Reset Pin/Temporary Sector Group Unprotection Selects 8-bit or 16-bit mode Hardware Write Protection/Program Acceleration No Internal Connection Device Ground Device Power Supply Function
6
MBM29DS163TE/BE10
s BLOCK DIAGRAM
VCC VSS Y-Gating & Data Latch
Bank 2 Address A19 to A0 (A-1)
Cell Matrix (Bank 2)
X-Decoder
RESET WE CE OE BYTE WP/ACC DQ15 to DQ0
State Control & Command Register
RY/BY Status Control
DQ15 to DQ0
X-Decoder Y-Gating & Data Latch Bank 1 Address Cell Matrix (Bank 1)
s LOGIC SYMBOL
A-1 20 A19 to A0 DQ15 to DQ0 CE OE WE RESET BYTE WP/ACC RY/BY 16 or 8
7
MBM29DS163TE/BE10
s DEVICE BUS OPERATION
MBM29DS163TE/BE User Bus Operations (BYTE = VIH) Table Operation Auto-Select Manufacturer Code*1 Auto-Select Device Code*1 Read*3 Standby Output Disable Write (Program/Erase) Enable Sector Group Protection*2, *4 Verify Sector Group Protection* * Reset (Hardware) /Standby Boot Block Sector Write Protection
2, 4 5
CE OE WE A0 L L L H L L L L X X X L L L X H H VID L X X X H X X X H H H X H L L H A0 X X A0 L L X X X
A1 L L A1 X X A1 H H X X X
A6 L L A6 X X A6 L L X X X
A9 DQ15 to DQ0 RESET VID VID A9 X X A9 VID VID X X X Code Code DOUT High-Z High-Z DIN X Code X High-Z X H H H H H H H H VID L X
WP/
