12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER



Part  Number DAC7724UB
Manufacturer Burr-Brown Corporation
Semiconductor DataSheet

DataSheet View

® DAC 772 4 DAC7724 DAC7725 DAC 772 5 For most current data sheet and other product information, visit www.burr-brown.com 12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES q LOW POWER: 250mW max q SINGLE SUPPLY OUTPUT RANGE: +10V q DUAL SUPPLY OUTPUT RANGE: ±10V q SETTLING TIME: 10µs to 0.012% q 12-BIT LINEARITY AND MONOTONICITY: –40°C to +85°C q RESET TO MID-SCALE (DAC7724) OR ZERO-SCALE (DAC7725) q DATA READBACK q DOUBLE-BUFFERED DATA INPUTS DESCRIPTION The DAC7724 and DAC7725 are 12-bit quad voltage output digital-to-analog converters with guaranteed 12-bit monotonic performance over the specified temperature range. They accept 12-bit parallel input data, have double-buffered DAC input logic (allowing simultaneous update of all DACs), and provide a readback mode of the internal input registers. An asynchronous reset clears all registers to a mid-scale code of 800H (DAC7724) or to a zero-scale of 000H (DAC7725). The DAC7724 and DAC7725 can operate from a single +15V supply, or from +15V and –15V supplies. Low power and small size per DAC make the DAC7724 and DAC7725 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7724 and DAC7725 are available in a PLCC-28 or a SO-28 package, and offer guaranteed specifications over the –40°C to +85°C temperature range. APPLICATIONS q PROCESS CONTROL q CLOSED-LOOP SERVO-CONTROL q MOTOR CONTROL q DATA ACQUISITION SYSTEMS GND VDD VCC VREFH 12 DB0-DB11 I/O Buffer Input Register A DAC Register A DAC A VOUTA Input Register B DAC Register B DAC B VOUTB A0 A1 R/W CS Control Logic Input Register C DAC Register C DAC C VOUTC Input Register D DAC Register D DAC D VOUTD RESET LDAC VREFL VSS International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132 © 1999 Burr-Brown Corporation PDS-1517B Printed in U.S.A. April, 2000 SPECIFICATION (DUAL SUPPLY) At TA = –40°C to +85°C, VCC = +15V, VDD = +5V, VSS = –15V, VREFH = +10V, VREFL = –10V, unless otherwise noted. DAC7724N, U DAC7725N, U PARAMETER ACCURACY Linearity Error Linearity Matching(2) Differential Linearity Error Monotonicity Zero-Scale Error Zero-Scale Drift Zero-Scale Matching(2) Full-Scale Error Full-Scale Matching(2) Power Supply Sensitivity ANALOG OUTPUT Voltage Output(3) Output Current Load Capacitance Short-Circuit Current Short-Circuit Duration REFERENCE INPUT VREFH Input Range VREFL Input Range Ref High Input Current Ref Low Input Current DYNAMIC PERFORMANCE Settling Time Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage DIGITAL INPUT/OUTPUT Logic Family Logic Levels VIH VIL VOH VOL Data Format POWER SUPPLY REQUIREMENTS VDD VCC VSS I DD I CC I SS Power Dissipation TEMPERATURE RANGE Specified Performance To ±0.012%, 20V Output Step Full-Scale Step f = 10kHz CONDITIONS MIN TYP MAX ±2 ±2 ±1 TMIN to TMAX Code = 000H 12 ±2 1 Code = FFFH At Full Scale VREFL ±5 No Oscillation To VSS, V CC, or GND VREFL +1.25 –10 –0.5 –3.5 8 0.25 2 65 500 ±20 Indefinite +10 VREFH – 1.25 3.0 0 10 T T T T T T T T T T T T T +5.25 +15.75 –15.75 50 6 –6 180 8.5 T 250 +85 T T T T T T T T T T T T T T T V V V µA mA mA mW °C T T T T V V V V 10 VREFH T T T T T T T T T T T ±2 ±2 ±2 T T T T ±1 T ±1 T T MIN DAC7724NB, UB DAC7725NB, UB TYP MAX ±1 ±1 ±1 UNITS LSB(1) LSB LSB Bits LSB ppm/°C LSB LSB LSB ppm/V V mA pF mA V V mA mA µs LSB nV-s nV/√Hz TTL-Compatible CMOS IIH ≤ ±10µA IIL ≤ ±10µA IOH = –0.8mA I OL = 1.6mA 2.4 –0.3 3.6 0.0 Straight Binary +4.75 +14.25 –14.25 VDD +0.3 0.8 VDD 0.4 –8 –40 NOTES: (1) LSB means Least Significant Bit, when VREFH equals +10V and VREFL equals –10V, then one LSB equals 4.88mV. (2) All DAC outputs will match within the specified error band. (3) Ideal output voltage, does not take into account zero or full-scale error. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems. ® DAC7724, 7725 2 SPECIFICATION (SINGLE SUPPLY) At TA = –40°C to +85°C, VCC = +15V, VDD = +5V, VSS = GND, VREFH = +10V, VREFL = 0V, unless otherwise noted. DAC7724N, U DAC7725N, U PARAMETER ACCURACY Linearity Error(1) Linearity Matching(3) Differential Linearity Error Monotonicity Zero-Scale Error Zero-Scale Drift Zero-Scale Matching(3) Full-Scale Error Full-Scale Matching(3) Power Supply Sensitivity ANALOG OUTPUT Voltage Output(4) Output Current Load Capacitance Short-Circuit Current Short-Circuit Duration REFERENCE INPUT VREFH Input Range VREFL Input Range Ref High Input Current Ref Low Input Current DYNAMIC PERFORMANCE Settling Time(5) Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage DIGITAL INPUT/OUTPUT Logic Family Logic Levels VIH VIL VOH VOL Data Format POWER SUPPLY REQUIREMENTS VDD VCC IDD ICC Power Dissipation TEMPERATURE RANGE Specified Performance To ±0.012%, 10V Output Step CONDITIONS MIN TYP MAX ±2 ±2 ±1 TMIN to TMAX Code = 004H 12 ±4 2 Code = FFFH At Full Scale VREFL ±5 No Oscillation To VCC or GND VREFL +1.25 0 –0.3 –2.0 8 0.25 2 65 500 ±20 Indefinite +10 VREFH – 1.25 1.5 0 10 T T T T T T T T T T T T T +5.25 15.75 50 3.0 45 –40 +85 T T T T T T T T T T V V µA mA mW °C T T T T V V V V 20 VREFH T T T T T T T T T T T ±4 ±4 ±4 T T T ±2 T ±2 T T MIN DAC7724NB, UB DAC7725NB, UB TYP MAX ±1 ±1 ±1 UNITS LSB(2) LSB LSB Bits LSB ppm/°C LSB LSB LSB ppm /V V mA pF mA V V mA mA µs LSB nV-s nV/√Hz f = 10kHz TTL-Compatible CMOS IIH ≤ ±10µA IIL ≤ ±10µA IOH = –0.8mA IOL = 1.6mA 2.4 –0.3 3.6 0.0 Straight Binary +4.75 14.25 VDD +0.3 0.8 VDD 0.4 T NOTES: (1) If VSS = 0V, specification applies at code 004H and above. (2) LSB means Least Significant Bit, when VREFH equals +10V and VREFL equals 0V, then one LSB equals 2.44mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage, does not take into account zero or full-scale error. (5) Full-scale positive 10V step and negative step from code FFFH to 004H. ® 3 DAC7724, 7725 ABSOLUTE MAXIMUM RATINGS(1) VCC to VSS ........................................................................... –0.3V to +32V VCC to GND ......................................................................... –0.3V to +16V VSS to GND ......................................................................... +0.3V to –16V VDD to GND ............................................................................. –0.3V to 6V VREFH to GND ....................................................................... –9V to +11V VREFL to GND (VSS = –15V) ................................................. –11V to +9V VREFL to GND (VSS = 0V) .................................................... –0.3V to +9V VREFH to VREFL ....................................................................... –1V to +22V Digital Input Voltage to GND ................................... –0.3V to VDD + 0.3V Digital Output Voltage to GND ................................. –0.3V to VDD + 0.3V Maximum Junction Temperature ................................................... +150°C Operating Temperature Range ........................................ –40°C to +85°C Storage Temperature Range ......................................... –65°C to +150°C Lead Temperature (soldering, 10s) ............................................... +300°C NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION MAXIMUM LINEARITY ERROR (LSB) ±2 MAXIMUM DIFFERENTIAL NONLINEARITY ERROR (LSB) ±1 PACKAGE DRAWING NUMBER 251 SPECIFICATION TEMPERATURE RANGE –40°C to +85°C PRODUCT DAC7724N PACKAGE PLCC-28 ORDERING NUMBER(1) DAC7724N DAC7724N/750 DAC7724NB DAC7724NB/750 DAC7724U DAC7724U/1K DAC7724UB DAC7724UB/1K DAC7725N DAC7725N/750 DAC7725NB DAC7725NB/750 DAC7725U DAC7725U/1K DAC7725UB DAC7725UB/1K TRANSPORT MEDIA Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel Rails Tape and Reel " DAC7724NB " ±1 " ±1 " PLCC-28 " 251 " –40°C to +85°C " DAC7724U " ±2 " ±1 " SO-28 " 217 " –40°C to +85°C " DAC7724UB " ±1 " ±1 " SO-28 " 217 " –40°C to +85°C " DAC7725N " ±2 " ±1 " PLCC-28 " 251 " –40°C to +85°C " DAC7725NB " ±1 " ±1 " PLCC-28 " 251 " –40°C to +85°C " DAC7725U " ±2 " ±1 " SO-28 " 217 " –40°C to +85°C " DAC7725UB " ±1 " ±1 " SO-28 " 217 " –40°C to +85°C " " " " " " NOTE: (1) Models with a slash (/) are available




English     |     日本語     |     漢語     |     한국어     |     Netherlands     |     La France     |     L'Italia     |     Deutschland     |     Россия
This is a individually operated, non profit site.
If this site is good enough to show, please introduce this site to others...

It welcomes all helping each other.     Tool Bar     |    Contact us     |     Link Exchange     |     Buy Components ?     |     Parts Cross Reference