




PRELIMINARY

**SOLID STATE DEVICES, INC**
 14849 Firestone Boulevard · La Mirada, CA 90638  
 Phone: (714) 670-SSDI (7734) · Fax: (714) 522-7424
**SFF40N10-28****Designer's Data Sheet****FEATURES:**


- Rugged construction with poly silicon gate
- Low RDS(on) and high transconductance
- Excellent high temperature stability
- Very fast switching speed
- Fast recovery and superior dv/dt performance
- Increased reverse energy capability
- Low input and transfer capacitance for easy paralleling
- Hermetically sealed surface mount package
- TX, TXV and Space Level screening available
- Replaces: SMP40N10 Types

**40\* AMP**  
**100 VOLTS**  
**0.055Ω**  
**N-CHANNEL**  
**POWER MOSFET**
**28 PIN CLCC****MAXIMUM RATINGS**

CHARACTERISTIC	SYMBOL	VALUE	UNIT
Drain to Source Voltage	V <sub>DS</sub>	100	Volts
Gate to Source Voltage	V <sub>GS</sub>	±20	Volts
Continuous Drain Current	I <sub>D</sub>	40*	Amps
Operating and Storage Temperature	Top & Tstg	-55 to +150	°C
Thermal Resistance, Junction to Case	RθJC	2.5	°C/W
Total Device Dissipation @ TC=25°C Total Device Dissipation @ TA=95°C	P <sub>D</sub>	50* 30	Watts

**PACKAGE OUTLINE: 28 PIN CLCC**
**PIN OUT:**  
**SOURCE: 1, 15- 28**  
**DRAIN: 5-11**  
**GATE: 2, 3, 13, 14**
**NOTE:**

All Drain/Source Pins must be connected on the PC Board in order to maximize current capability and minimize RDS(on)



\* Rating based on size of chip. Device rating may vary depending on mounting and heatsink conditions. Consult SSDI Marketing department for thermal derating details.

NOTE: All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.

**DATA SHEET #: F00001 A****MED**

**SFF40N10-28**

PRELIMINARY

**SOLID STATE DEVICES, INC**14849 Firestone Boulevard · La Mirada, CA 90638  
Phone: (714) 670-SSDI (7734) · Fax: (714) 522-7424**ELECTRICAL CHARACTERISTICS @ T<sub>J</sub>=25 °C (Unless Otherwise Specified)**

<b>RATING</b>		<b>SYMBOL</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
<b>Drain to Source Breakdown Voltage</b> (V <sub>GS</sub> =0 V, I <sub>D</sub> =250μA)		<b>BV<sub>DSS</sub></b>	100	---	---	<b>V</b>
<b>Drain to Source on State Resistance</b> (V <sub>GS</sub> =10 V, I <sub>D</sub> = 25 A)		<b>R<sub>DS(on)</sub></b>	---	0.045	0.055**	<b>Ω</b>
<b>On State Drain Current</b> (V <sub>DS</sub> =5V, V <sub>GS</sub> =10 V)		<b>I<sub>D(on)</sub></b>	40*	---	---	<b>A</b>
<b>Gate Threshold Voltage</b> (V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA)		<b>V<sub>GS(th)</sub></b>	2.0	---	4.0	<b>V</b>
<b>Forward Transconductance</b> (V <sub>DS</sub> =15V, I <sub>DS</sub> =60% rated I <sub>D</sub> )		<b>g<sub>fs</sub></b>	10	25	---	<b>S(Ω)</b>
<b>Zero Gate Voltage Drain Current</b> (V <sub>DS</sub> =80V, V <sub>GS</sub> =0 V) (V <sub>DS</sub> =80% rated V <sub>DS</sub> , V <sub>GS</sub> =0 V, T <sub>J</sub> =125°C)		<b>I<sub>DSS</sub></b>	---	---	25 250	<b>μA</b>
<b>Gate to Source Leakage Forward</b> <b>Gate to Source Leakage Reverse</b>	At rated V <sub>GS</sub>	<b>I<sub>GSS</sub></b>	---	---	100 -100	<b>nA</b>
<b>Total Gate Charge</b> <b>Gate to Source Charge</b> <b>Gate to Drain Charge</b>	V <sub>GS</sub> =10 Volts 80% rated V <sub>DS</sub> Rated I <sub>D</sub>	<b>Q<sub>g</sub></b> <b>Q<sub>gs</sub></b> <b>Q<sub>gd</sub></b>	---	60 75 30	120 100 50	<b>nC</b>
<b>Turn on Delay Time</b> <b>Rise Time</b> <b>Turn Off Delay Time</b> <b>Fall Time</b>	T <sub>J</sub> =100°C V <sub>DD</sub> =25V V <sub>GEN</sub> =10V I <sub>D</sub> =20A R <sub>G</sub> =50Ω	<b>t<sub>d(on)</sub></b> <b>t<sub>r</sub></b> <b>t<sub>d(off)</sub></b> <b>t<sub>f</sub></b>	---	17 80 40 20	50 300 150 100	<b>nsec</b>
<b>Diode Forward Voltage</b> (I <sub>S</sub> =rated I <sub>D</sub> , V <sub>GS</sub> =0 V, T <sub>J</sub> =25°C)		<b>V<sub>SD</sub></b>	---	1	2	<b>V</b>
<b>Diode Reverse Recovery Time</b> <b>Reverse Recovery Charge</b>	T <sub>J</sub> =25°C I <sub>F</sub> =rated I <sub>D</sub> di/dt=100 A/ sec	<b>t<sub>rr</sub></b> <b>Q<sub>RR</sub></b>	---	120 0.3	250 ---	<b>nsec</b> <b>μC</b>
<b>Input Capacitance</b> <b>Output Capacitance</b> <b>Reverse Transfer Capacitance</b>	V <sub>GS</sub> =0 Volts V <sub>DS</sub> =25 Volts f= 1 MHz	<b>C<sub>iss</sub></b> <b>C<sub>oss</sub></b> <b>C<sub>rss</sub></b>	---	3000 750 150	5000 2500 1000	<b>pF</b>

For thermal derating curves and other characteristic curves please contact SSDI Marketing Department.

**NOTES:**

- \* Rating based on size of chip. Device rating may vary depending on mounting and heatsink conditions. Consult SSDI Marketing department for thermal derating details.
- \*\* Due to package resistance; all Source/Drain pins must be connected on the PC Board in order to obtain the lowest R<sub>DS(on)</sub> possible.