

The S-4620A is a CMOS thermal print head driver containing a 64-bit shift register and a latch. It can be used for general purpose because "H" or "L" can be selected for the latch and the driver enable. It is ideal for the bar-code printer and the thermal print head of high-speed printing because of its large driver output current of 50 mA.

■ Features

- Low current consumption : 0.4 mA typ.
($f_{CLK} = 5$ MHz, SI : fixed)
- High speed operation : 7 MHz (chip)
5 MHz (cascade connection)
- Driver output voltage : 36 V max.
- Driver output current : 50 mA max.
- 64-bit shift register and latch are built in
- Driver enable
- Driver-off function when supply voltage falls
- Selectable "H/L" for latch and driver enable

■ Block Diagram




Figure 1

64-bit THERMAL HEAD DRIVER S-4620A

■ Operation

The 64-bit shift register reads the data input to SI on the rising edge of the CLOCK input.

The latch circuit operates depending on the levels of CONT and LATCH ; it reads the data of the shift register when their levels are the same, and it holds the data of the shift register when they differ.

The latch data are output to the respective drivers when AEN is low and BEN is high. The driver output transistor turns on when the latch data are high and turns off when low. Turning AEN high or BEN low makes all driver output transistors go off.

All driver output transistors go off when power supply voltage becomes lower than VDET regardless of all input signals.

■ Terminal Functions (Refer to the dimensions for the pad arrangement)

Table 1

No.	Name	Functions
1 to 64	DO ₁ to DO ₆₄ (DO _n)	Driver output terminals (Nch open-drain)
65, 66, 73, 74, 80, 81	V _{SS1}	GND for driver (0 V)
71, 78	V _{DD}	Positive power supply for logic (+ 5 V)
67, 75	V _{SS0}	GND for logic (0 V)
77	CLK	Clock input terminal for 64-bit shift register
79	SI	Serial data input terminal for 64-bit shift register
68	SO	Serial data output terminal for 64-bit shift register
69	LATCH	Data latch signal input terminal When CONT = "L" or open LATCH = "L" : reads the data of the shift register LATCH = "H" : holds the preceding data When CONT = "H" LATCH = "L" : holds the preceding data LATCH = "H" : reads the data of the shift register
72	CONT	Data latch signal control terminal : selects "H" or "L" for LATCH (pull-down resistor is built in)
76	AEN	Driver enable terminal : outputs the latch data to the driver when low (pull-up resistor is built in)
70	BEN	Driver enable terminal : outputs the latch data to the driver when high (pull-down resistor is built in)

■ Absolute Maximum Ratings

Table 2

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{SS0,1} - V _{DD}	-0.4 to + 7.0	V
Driver output voltage	V _{DOL}	36	V
Driver output current	I _{DOL}	50	mA
Input voltage	V _{IN}	V _{SS0} -0.5 to V _{DD} + 0.5	V
Output voltage	V _{OUT}	V _{SS0} -0.5 to V _{DD} + 0.5	V
Max. junction temperature	T _{jMAX}	125	°C
Operating temperature	T _{opr}	-10 to + 80	°C
Storage temperature	T _{stg}	-40 to + 125	°C

■ DC Electrical Characteristics

Table 3
(Unless otherwise specified : $V_{DD} = 5.0 \text{ V} \pm 10\%$, $T_a = -10^\circ\text{C}$ to 80°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Supply voltage	V_{DD}		4.5	5.0	5.5	V	
High level input voltage	V_{IH}		$0.7 \times V_{DD}$	—	V_{DD}	V	
Low level input voltage	V_{IL}		V_{SS}	—	$0.3 \times V_{DD}$	V	
High level input current	I_{IH}	$V_{DD} = 5.0 \text{ V}$ $V_{IH} = 5.0 \text{ V}$ $T_a = 25^\circ\text{C}$	BEN, CONT	—	—	$35 \mu\text{A}$	
				—	—	$0.5 \mu\text{A}$	
Low level input current	I_{IL}	$V_{DD} = 5.0 \text{ V}$ $V_{IL} = 0 \text{ V}$ $T_a = 25^\circ\text{C}$	AEN	-35	—	μA	
				-0.5	—	μA	
High level output voltage	V_{OH}	SO terminal, no load	4.45	—	—	V	
Low level output voltage	V_{OL}	SO terminal, no load	—	—	0.05	V	
High level output current	I_{OH}	SO terminal, $V_{OH} = V_{DD} - 0.4 \text{ V}$	—	—	-0.5	mA	
Low level output current	I_{OL}	SO terminal, $V_{OL} = 0.4 \text{ V}$	0.5	—	—	mA	
High level driver output voltage	V_{DOH}		—	24	26	V	
Low level driver output voltage	V_{DOL}	$I_{DOL} = 30 \text{ mA}$, $V_{DD} = 5.0 \text{ V}$	—	0.7	1.5	V	
Driver leakage current	I_{LEAK}	$V_{DOH} = 26 \text{ V}$ Per 1-bit of driver output	—	—	1.0	μA	
Current consumption	I_{DD}	$T_a = 25^\circ\text{C}$	$f_{CLK} = 2 \text{ MHz}$, SI : fixed	—	0.2	0.6	mA
			$f_{CLK} = 5 \text{ MHz}$, SI : fixed	—	0.4	1.2	mA
			$f_{CLK} = 5 \text{ MHz}$, SI = $1/2 f_{CLK}$	—	1.6	5.0	mA
Lower V_{DD} detection voltage	V_{DET}		2.0	—	4.0	V	

■ AC Electrical Characteristics

Table 4

$(V_{DD} = 5.0 \text{ V} \pm 10\%, T_a = -10^\circ\text{C}$ to 80°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CLK pulse width	t_{WCLK}		70	—	—	ns
Data setup time	t_{SUD}	$V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$	50	—	—	ns
Data hold time	t_{HD}	$V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$	10	—	—	ns
Latch pulse width	t_{WLA}		100	—	—	ns
Latch setup time	t_{SULA}		100	—	—	ns
CLK-SO propagation delay time	t_{dSO}	$C_L = 3 \text{ pF}$	—	—	120	ns
EN-DOn propagation delay time	t_{dDO}	$R_L = 1.5 \text{ k}\Omega$, $V_{DOH} = 24 \text{ V}$	—	—	3.0	μs
DOn rise time	t_{rDO}	$R_L = 1.5 \text{ k}\Omega$, $V_{DOH} = 24 \text{ V}$	—	1.0	3.0	μs
DOn fall time	t_{fDO}	$R_L = 1.5 \text{ k}\Omega$, $V_{DOH} = 24 \text{ V}$	—	1.0	3.0	μs
Clock frequency	f_{CLK}	When cascade connection	—	—	5.0	MHz




Figure 2

64-bit THERMAL HEAD DRIVER S-4620A

Dimensions




Figure 3

Pad Coordinates (The origin of the coordinates axes is the center of the chip)

Table 5

Unit: μm

Pad No.	Name	X	Y	Pad No.	Name	X	Y	Pad No.	Name	X	Y
1	DO ₁	-3465	445	28	DO ₂₈	-495	445	55	DO ₅₅	2475	445
2	DO ₂	-3355	445	29	DO ₂₉	-385	445	56	DO ₅₆	2585	445
3	DO ₃	-3245	445	30	DO ₃₀	-275	445	57	DO ₅₇	2695	445
4	DO ₄	-3135	445	31	DO ₃₁	-165	445	58	DO ₅₈	2805	445
5	DO ₅	-3025	445	32	DO ₃₂	-55	445	59	DO ₅₉	2915	445
6	DO ₆	-2915	445	33	DO ₃₃	55	445	60	DO ₆₀	3025	445
7	DO ₇	-2805	445	34	DO ₃₄	165	445	61	DO ₆₁	3135	445
8	DO ₈	-2695	445	35	DO ₃₅	275	445	62	DO ₆₂	3245	445
9	DO ₉	-2585	445	36	DO ₃₆	385	445	63	DO ₆₃	3355	445
10	DO ₁₀	-2475	445	37	DO ₃₇	495	445	64	DO ₆₄	3465	445
11	DO ₁₁	-2365	445	38	DO ₃₈	605	445	65	V _{SS1}	3455	-445
12	DO ₁₂	-2255	445	39	DO ₃₉	715	445	66	V _{SS1}	3335	-445
13	DO ₁₃	-2145	445	40	DO ₄₀	825	445	67	V _{SS0}	2855	-445
14	DO ₁₄	-2035	445	41	DO ₄₁	935	445	68	SO	2455	-445
15	DO ₁₅	-1925	445	42	DO ₄₂	1045	445	69	LATCH	2005	-445
16	DO ₁₆	-1815	445	43	DO ₄₃	1155	445	70	BEN	1605	-445
17	DO ₁₇	-1705	445	44	DO ₄₄	1265	445	71	V _{DD}	1135	-445
18	DO ₁₈	-1595	445	45	DO ₄₅	1375	445	72	CONT	685	-445
19	DO ₁₉	-1485	445	46	DO ₄₆	1485	445	73	V _{SS1}	60	-445
20	DO ₂₀	-1375	445	47	DO ₄₇	1595	445	74	V _{SS1}	-60	-445
21	DO ₂₁	-1265	445	48	DO ₄₈	1705	445	75	V _{SS0}	-460	-445
22	DO ₂₂	-1155	445	49	DO ₄₉	1815	445	76	AEN	-940	-445
23	DO ₂₃	-1045	445	50	DO ₅₀	1925	445	77	CLK	-1360	-445
24	DO ₂₄	-935	445	51	DO ₅₁	2035	445	78	V _{DD}	-2445	-445
25	DO ₂₅	-825	445	52	DO ₅₂	2145	445	79	SI	-2845	-445
26	DO ₂₆	-715	445	53	DO ₅₃	2255	445	80	V _{SS1}	-3335	-445
27	DO ₂₇	-605	445	54	DO ₅₄	2365	445	81	V _{SS1}	-3455	-445