


3875081 G E SOLID STATE

01E 11055 D

T-31-25

**U257**
**Dual N-Channel JFET**  
**High Frequency Amplifier**
**FEATURES**

- $g_{fs} > 4500 \mu\text{s}$  From DC to 100MHz
- Matched  $V_{GS}$ ,  $g_{fs}$  and  $g_{os}$

**PIN CONFIGURATION****ABSOLUTE MAXIMUM RATINGS**

( $T_A = 25^\circ\text{C}$ unless otherwise noted)	
Gate-Drain or Gate-Source Voltage (Note 1)	-25V
Gate Current (Note 1)	50mA
Storage Temperature Range	-65°C to +200°C
Operating Temperature Range	-55°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

	One Side	Both Sides
Power Dissipation ( $T_A = 85^\circ\text{C}$ )	250mW	500mW
Derate above $25^\circ\text{C}$	3.8mW/ $^\circ\text{C}$	7.7mW/ $^\circ\text{C}$

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**ORDERING INFORMATION**

TO-99
U257

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Max	Units
$I_{GSS}$	Gate Reverse Current	$V_{GS}=15\text{V}$ , $V_{DS}=0$		-100	pA
		$T_A = 150^\circ\text{C}$		-250	nA
$BV_{GSS}$	Gate-Source Breakdown Voltage	$I_G = -1\mu\text{A}$ , $V_{DS}=0$	-25		V
$V_{GS(off)}$	Gate-Source Cutoff Voltage	$V_{DS}=10\text{V}$ , $I_D = 1\text{nA}$	-1	-5	
$I_{DSS}$	Saturation Drain Current (Note 2)	$V_{DS}=10\text{V}$ , $V_{GS}=0$	5	40	mA
$g_{fs}$	Common-Source Forward Transconductance	$V_{DS}=10\text{V}$ , $I_D = 5\text{mA}$ , $f = 1\text{kHz}$	4500	10,000	$\mu\text{s}$
$g_{fs}$	Common-Source Forward Transconductance	$V_{DG}=10\text{V}$ , $I_D = 5\text{mA}$ , $f = 100\text{MHz}$ (Note 3)	4500	10,000	
$g_{os}$	Common-Source Output Conductance	$V_{DS}=10\text{V}$ , $I_D = 5\text{mA}$ , $f = 1\text{kHz}$	200		
$g_{oss}$	Common-Source Output Conductance	$f = 100\text{MHz}$	200		
$C_{iss}$	Common-Source Input Capacitance	$V_{DG}=10\text{V}$ , $I_D = 5\text{mA}$		5	pF
$C_{rss}$	Common-Source Reverse Transfer Capacitance			1.2	
$e_n$	Equivalent Input Noise Voltage		$f = 10\text{kHz}$	30	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
$ I_{DSS1} $	Drain Current Ratio at Zero Gate Voltage (Note 2)	$V_{DS}=10\text{V}$ , $V_{GS}=0$	0.85	1	
$ I_{DSS2} $					
$ V_{GS1}-V_{GS2} $	Differential Gate-Source Voltage	$V_{DG}=10\text{V}$ , $I_D = 5\text{mA}$		100	mV
$g_{r1}$	Transconductance Ratio		$f = 1\text{kHz}$	0.85	1
$ g_{os1}-g_{os2} $	Differential Output Conductance			20	$\mu\text{s}$

NOTES: 1. Per transistor.

2. Pulse test required, pulse width = 300 $\mu\text{s}$ , duty cycle  $\leq 3\%$ .

3. For design reference only, not 100% tested.

10

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.