

**CYDM064B16****CYDM128B16****CYDM256B16**

1.8 V, 4K/8K/16K × 16 MoBL[®] Dual-Port Static RAM

Features

- True dual ported memory cells that allow simultaneous access of the same memory location
- 4, 8, or 16K × 16 organization
- Ultra Low operating power
 - Active: ICC = 15 mA (typical) at 55 ns
 - Standby: I_{SB3} = 2 μA (typical)
- Small footprint: available in a 6 × 6 mm 100-pin Pb-free vBGA
- Port independent 1.8 V, 2.5 V, and 3.0 V I/Os
- Full asynchronous operation
- Automatic power down
- Pin select for Master or Slave
- Expandable data bus to 32-bits with Master or Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- Input read registers and output drive registers
- INT flag for port-to-port communication
- Separate upper-byte and lower-byte control
- Industrial temperature ranges

Functional Description

The CYDM256B16, CYDM128B16, and CYDM064B16 are low power CMOS 4K, 8K, 16K × 16 dual-port static RAMs. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided that permit independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor or multi-processor designs, communications status buffering, and dual-port video or graphics memory.

Each port has independent control pins: Chip Enable (\overline{CE}), Read or Write Enable ($\overline{R/W}$), and Output Enable (\overline{OE}). Two flags are provided on each port (\overline{BUSY} and \overline{INT}). \overline{BUSY} indicates that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (\overline{INT}) permits communication between ports or systems through a mail box. The semaphores are used to pass a flag or token, from one port to the other, to indicate that a shared resource is in use. The semaphore logic consists of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Enable (\overline{CE}) pin.

The CYDM256B16, CYDM128B16, CYDM064B16 are available in 100-ball 0.5 mm pitch Ball Grid Array (BGA) packages.

Selection Guide for $V_{CC} = 1.8V$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16	Unit
	(-55)	
Port I/O Voltages (P1–P2)	1.8 V–1.8 V	V
Maximum Access Time	55	ns
Typical Operating Current	15	mA
Typical Standby Current for I_{SB1}	2	μA
Typical Standby Current for I_{SB3}	2	μA


Selection Guide for $V_{CC} = 2.5 V$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16	Unit
	(-55)	
Port I/O Voltages (P1–P2)	2.5 V–2.5 V	V
Maximum Access Time	55	ns
Typical Operating Current	28	mA
Typical Standby Current for I_{SB1}	6	μA
Typical Standby Current for I_{SB3}	4	μA

Selection Guide for $V_{CC} = 3.0 V$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16	Unit
	(-55)	
Port I/O Voltages (P1–P2)	3.0 V–3.0 V	V
Maximum Access Time	55	ns
Typical Operating Current	42	mA
Typical Standby Current for I_{SB1}	7	μA
Typical Standby Current for I_{SB3}	6	μA

Logic Block Diagram [1, 2]



Notes

1. A_0 – A_{11} for 4K devices; A_0 – A_{12} for 8K devices; A_0 – A_{13} for 16K devices.
2. BUSY is an output in master mode and an input in slave mode.

Contents

Pinouts	5	Switching Characteristics for VCC = 1.8 V	17
Pin Definitions	6	Switching Characteristics for VCC = 2.5 V	19
Functional Overview	7	Switching Characteristics for VCC = 3.0 V	21
Power Supply	7	Switching Waveforms	23
Write Operation	7	Ordering Information	29
Read Operation	7	16K × 16 1.8 V Asynchronous Dual-Port SRAM	29
Interrupts	8	8K × 16 1.8 V Asynchronous Dual-Port SRAM	29
Busy	8	4K × 16 1.8 V Asynchronous Dual-Port SRAM	29
Master/Slave	8	Ordering Code Definitions	29
Input Read Register	8	Package Diagram	30
Output Drive Register	9	Document History Page	31
Semaphore Operation	9	Sales, Solutions, and Legal Information	33
Architecture	10	Worldwide Sales and Design Support	33
Maximum Ratings	11	Products	33
Operating Range	11	PSoC® Solutions	33
Electrical Characteristics for VCC = 1.8 V	12	Cypress Developer Community	33
Electrical Characteristics for VCC = 2.5 V	14	Technical Support	33
Electrical Characteristics for VCC = 3.0 V	15		
Capacitance	16		
AC Test Loads and Waveforms	16		

Pinouts

Figure 1. Ball Diagram - 100-ball 0.5 mm Pitch BGA (Top View) [3, 4, 5, 6, 7]

CYDM064B16/CYDM128B16/CYDM256B16

	1	2	3	4	5	6	7	8	9	10	
A	A _{5R}	A _{8R}	A _{11R}	UB _R	V _{SS}	SEM _R	IO _{15R}	IO _{12R}	IO _{10R}	V _{SS}	A
B	A _{3R}	A _{4R}	A _{7R}	A _{9R}	CE _R	R/W _R	OE _R	V _{DDIOR}	IO _{9R}	IO _{6R}	B
C	A _{0R}	A _{1R}	A _{2R}	A _{6R}	LB _R	IRR1 ^[6]	IO _{14R}	IO _{11R}	IO _{7R}	V _{SS}	C
D	ODR4	ODR2	BUSY _R	INT _R	A _{10R}	A _{12R} ^[3]	IO _{13R}	IO _{8R}	IO _{5R}	IO _{2R}	D
E	V _{SS}	M/S	ODR3	INT _L	V _{SS}	V _{SS}	IO _{4R}	V _{DDIOR}	IO _{1R}	V _{SS}	E
F	SFEN	ODR1	BUSY _L	A _{1L}	V _{CC}	V _{SS}	IO _{3R}	IO _{0R}	IO _{15L}	V _{DDIOL}	F
G	ODR0	A _{2L}	A _{5L}	A _{12L} ^[3]	OE _L	IO _{3L}	IO _{11L}	IO _{12L}	IO _{14L}	IO _{13L}	G
H	A _{0L}	A _{4L}	A _{9L}	LB _L	CE _L	IO _{1L}	V _{DDIOL}	NC ^[7]	NC ^[7]	IO _{10L}	H
J	A _{3L}	A _{7L}	A _{10L}	IRR0 ^[5]	V _{CC}	V _{SS}	IO _{4L}	IO _{6L}	IO _{8L}	IO _{9L}	J
K	A _{6L}	A _{8L}	A _{11L}	UB _L	SEM _L	R/W _L	IO _{0L}	IO _{2L}	IO _{5L}	IO _{7L}	K
	1	2	3	4	5	6	7	8	9	10	

Notes

3. A_{12L} and A_{12R} are NC pins for CYDM064B16.
4. IRR functionality is not supported for the CYDM256B16 device.
5. This pin is A_{13L} for CYDM256B16 device.
6. This pin is A_{13R} for CYDM256B16 device.
7. Leave this pin unconnected. No trace or power component can be connected to this pin.

Pin Definitions

100-ball 0.5 mm pitch BGA (CYDM064B16/CYDM128B16/CYDM256B16)

Left Port	Right Port	Description
\overline{CE}_L	\overline{CE}_R	Chip Enable
$\overline{R\overline{W}}_L$	$\overline{R\overline{W}}_R$	Read or Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
$A_{0L}-A_{13L}$	$A_{0R}-A_{13R}$	Address (A_0-A_{11} for 4K devices; A_0-A_{12} for 8K devices; A_0-A_{13} for 16K devices)
$IO_{0L}-IO_{15L}$	$IO_{0R}-IO_{15R}$	Data Bus Input or Output for x16 devices
\overline{SEM}_L	\overline{SEM}_R	Semaphore Enable
\overline{UB}_L	\overline{UB}_R	Upper Byte Select (IO_8-IO_{15})
\overline{LB}_L	\overline{LB}_R	Lower Byte Select (IO_0-IO_7)
\overline{INT}_L	\overline{INT}_R	Interrupt Flag
\overline{BUSY}_L	\overline{BUSY}_R	Busy Flag
IRR0, IRR1		Input Read Register for CYDM064B16 and CYDM128B16 A13L and A13R for CYDM256B16.
ODR0-ODR4		Output Drive Register. These outputs are Open Drain.
\overline{SFEN}		Special Function Enable
$\overline{M\overline{S}}$		Master or Slave Select
V_{CC}		Core Power
GND		Ground
V_{DDIOL}		Left Port I/O Voltage
V_{DDIOR}		Right Port I/O Voltage
NC		No Connect. Leave this pin Unconnected.

Functional Overview

Power Supply

The core voltage (V_{CC}) can be 1.8 V, 2.5 V, or 3.0 V, as long as it is lower than or equal to the I/O voltage.



Each port can operate on independent I/O voltages. This is determined by what is connected to the V_{DDIOL} and V_{DDIOR} pins. The supported I/O standards are 1.8 V or 2.5 V LVCMOS and 3.0V LVTTL.

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 6 on page 24) or the \overline{CE} pin (see Figure 7 on page 24). Required inputs for noncontention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output. Otherwise, the data read is not deterministic. Data is valid on the port t_{DD} after the data is presented on the other port.

Table 1. NonContending Read/Write

Inputs						Outputs		Operation
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	IO_8-IO_{15}	IO_0-IO_7	
H	X	X	X	X	H	High Z	High Z	Deselected: Power down
X	X	X	H	H	H	High Z	High Z	Deselected: Power down
L	L	X	L	H	H	Data In	High Z	Write to Upper Byte Only
L	L	X	H	L	H	High Z	Data In	Write to Lower Byte Only
L	L	X	L	L	H	Data In	Data In	Write to Both Bytes
L	H	L	L	H	H	Data Out	High Z	Read Upper Byte Only
L	H	L	H	L	H	High Z	Data Out	Read Lower Byte Only
L	H	L	L	L	H	Data Out	Data Out	Read Both Bytes
X	X	H	X	X	X	High Z	High Z	Outputs Disabled
H	H	L	X	X	L	Data Out	Data Out	Read Data in Semaphore Flag
X	H	L	H	H	L	Data Out	Data Out	Read Data in Semaphore Flag
H		X	X	X	L	Data In	Data In	Write D_{IN0} into Semaphore Flag
X		X	H	H	L	Data In	Data In	Write D_{IN0} into Semaphore Flag
L	X	X	L	X	L			Not Allowed
L	X	X	X	L	L			Not Allowed

Read Operation

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data is available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} is

asserted. If the user wishes to access a semaphore flag, then the \overline{SEM} pin must be asserted instead of the \overline{CE} pin, and \overline{OE} must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CYDM064B16, 1FFF for the CYDM128B16, 3FFF for the CYDM256B16) is the mailbox for the right port and the second-highest memory location (FFE for the CYDM064B16, 1FFE for the CYDM128B16, 3FFE for the CYDM256B16) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program must be run and the interrupts for both ports must be read to reset them.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

Table 2. Interrupt Operation Example (Assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{HIGH}$) ^[8]

Function	Left Port					Right Port				
	$\overline{\text{R/W}}_L$	$\overline{\text{CE}}_L$	$\overline{\text{OE}}_L$	A_{0L-13L}	$\overline{\text{INT}}_L$	$\overline{\text{R/W}}_R$	$\overline{\text{CE}}_R$	$\overline{\text{OE}}_R$	A_{0R-13R}	$\overline{\text{INT}}_R$
Set Right $\overline{\text{INT}}_R$ Flag	L	L	X	3FFF ^[11]	X	X	X	X	X	L ^[10]
Reset Right $\overline{\text{INT}}_R$ Flag	X	X	X	X	X	X	L	L	3FFF ^[11]	H ^[9]
Set Left $\overline{\text{INT}}_L$ Flag	X	X	X	X	L ^[9]	L	L	X	3FFE ^[11]	X
Reset Left $\overline{\text{INT}}_L$ Flag	X	L	L	3FFE ^[11]	H ^[10]	X	X	X	X	X

Busy

The CYDM256B16, CYDM128B16, and CYDM064B16 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both port $\overline{\text{CE}}$ s are asserted and an address match occurs within t_{PS} of each other, the busy logic determines which port has access. If t_{PS} is violated, one port definitely gains permission to the location. However, which port gets this permission cannot be predicted. $\overline{\text{BUSY}}$ is asserted t_{BLA} after an address match or t_{BLC} after $\overline{\text{CE}}$ is taken LOW.

Master/Slave

An $\overline{\text{M/S}}$ pin is provided to expand the word width by configuring the device as either a master or a slave. The $\overline{\text{BUSY}}$ output of the master is connected to the $\overline{\text{BUSY}}$ input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the $\overline{\text{BUSY}}$ input has settled (t_{BLC} or t_{BLA}). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the $\overline{\text{M/S}}$ pin allows the device to be used as a master

and, as a result, the $\overline{\text{BUSY}}$ line is an output. $\overline{\text{BUSY}}$ can then be used to send the arbitration outcome to a slave.

Input Read Register

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.

The contents of the IRR read from address x0000 from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and DQ<15:2> are don't care. Writes to address x0000 are not allowed from either port.

Address x0000 is not available for standard memory accesses when $\overline{\text{SFEN}} = V_{IL}$. When $\overline{\text{SFEN}} = V_{IH}$, address x0000 is available for memory accesses.

The inputs are 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply (V_{CC}). Refer to Table 3 on page 8 for Input Read Register operation.

IRR is not available in the CYDM256B16, because the IRR pins are used as extra address pins A_{13L} and A_{13R} .

Table 3. Input Read Register Operation ^[12, 13]

$\overline{\text{SFEN}}$	$\overline{\text{CE}}$	$\overline{\text{R/W}}$	$\overline{\text{OE}}$	$\overline{\text{UB}}$	$\overline{\text{LB}}$	ADDR	$\text{IO}_0\text{--}\text{IO}_1$	$\text{IO}_2\text{--}\text{IO}_{15}$	Mode
H	L	H	L	L	L	x0000-Max	VALID ^[14]	VALID ^[14]	Standard Memory Access
L	L	H	L	X	L	x0000	VALID ^[15]	X	IRR Read

Notes

- See Interrupts Functional Description for specific highest memory locations by device.
- If $\overline{\text{BUSY}}_R = L$, then no change.
- If $\overline{\text{BUSY}}_L = L$, then no change.
- See section Functional Description on page 1 for specific addresses by device.
- $\overline{\text{SFEN}} = V_{IL}$ for IRR reads.
- $\overline{\text{SFEN}}$ active when either $\overline{\text{CE}}_L = V_{IL}$ or $\overline{\text{CE}}_R = V_{IL}$. It is inactive when $\overline{\text{CE}}_L = \overline{\text{CE}}_R = V_{IH}$.
- $\overline{\text{UB}}$ or $\overline{\text{LB}} = V_{IL}$. If $\overline{\text{LB}} = V_{IL}$, then DQ<7:0> are valid. If $\overline{\text{UB}} = V_{IL}$ then DQ<15:8> are valid.
- $\overline{\text{LB}}$ must be active ($\overline{\text{LB}} = V_{IL}$) for these bits to be valid.

Output Drive Register

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to V_{SS} for the external circuit. These outputs are Open Drain.

The five external devices can operate at different voltages ($1.5\text{ V} \leq V_{DDIO} \leq 3.5\text{ V}$) but the combined current cannot exceed 40 mA (8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a "1" corresponding to on and "0" corresponding to off.

The status of the ODR bits can be read with a standard read access to address x0001. When $\overline{SFEN} = V_{IL}$, the ODR is active and address x0001 is not available for memory accesses. When $\overline{SFEN} = V_{IH}$, the ODR is inactive and address x0001 can be used for standard accesses.

During reads and writes to ODR DQ<4:0> are valid and DQ<15:5> are don't care. Refer to Table 4 for Output Drive Register operation.

Table 4. Output Drive Register ^[16]

\overline{SFEN}	\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	ADDR	IO ₀ –IO ₄	IO ₅ –IO ₁₅	Mode
H	L	H	X ^[17]	L ^[18]	L ^[18]	x0000–Max	VALID ^[18]	VALID ^[18]	Standard Memory Access
L	L	L	X	X	L	x0001	VALID ^[19]	X	ODR Write ^[16, 20]
L	L	H	L	X	L	x0001	VALID ^[19]	X	ODR Read ^[16]

Semaphore Operation

The CYDM256B16, CYDM128B16, and CYDM064B16 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, \overline{SEM} or \overline{OE} must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value is available $t_{SWRD} + t_{DOE}$ after the rising edge of the semaphore write. If the left port is successful (reads a zero), it assumes control of the shared resource. Otherwise (reads a one), it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting \overline{SEM} LOW. The \overline{SEM} pin functions as a chip select for the semaphore latches (\overline{CE} must remain HIGH during \overline{SEM} LOW). A_{0-2} represents the semaphore address. \overline{OE} and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only IO₀ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port requests the semaphore (written a zero) while the left port has control, the right port immediately owns the semaphore as soon as the left port releases it. Table 5 shows sample semaphore operations.

Table 5. Semaphore Operation Example

Function	IO ₀ –IO ₁₅ Left	IO ₀ –IO ₁₅ Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore.
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore.
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Notes

16. $\overline{SFEN} = V_{IL}$ for ODR reads and writes.

17. Output enable must be low ($\overline{OE} = V_{IL}$) during reads for valid data to be output.

18. \overline{UB} or $\overline{LB} = V_{IL}$. If $\overline{LB} = V_{IL}$, then DQ<7:0> are valid. If $\overline{UB} = V_{IL}$ then DQ<15:8> are valid.

19. \overline{LB} must be active ($\overline{LB} = V_{IL}$) for these bits to be valid.

20. During ODR writes data are also written to the memory.

When reading a semaphore, all sixteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t_{SPS} of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore. On power up, both ports must write "1" to all eight semaphores.

Architecture

The CYDM256B16, CYDM128B16, and CYDM064B16 consist of an array of 4K, 8K, or 16K words of 16 dual-port RAM cells, I/O and address lines, and control signals (\overline{CE} , \overline{OE} , R/\overline{W}). These

control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes or reads to the same location, a \overline{BUSY} pin is provided on each port. Two Interrupt (\overline{INT}) pins can be used for port-to-port communication. Two Semaphore (\overline{SEM}) control pins are used to allocate shared resources. With the M/\overline{S} pin, the devices can function as a master (\overline{BUSY} pins are outputs) or as a slave (\overline{BUSY} pins are inputs). The devices also have an automatic power down feature controlled by \overline{CE} . Each port is provided with its own output enable control (\overline{OE}), which allows data to be read from the device.

Maximum Ratings

Exceeding maximum ratings^[19] may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage to Ground Potential -0.5V to +3.3V

DC Voltage Applied to Outputs
in High Z State -0.5V to $V_{CC} + 0.5V$

DC Input Voltage^[20] -0.5V to $V_{CC} + 0.5V$

Output Current into Outputs (LOW) 90 mA

Static Discharge Voltage > 2000V

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0 °C to +70 °C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV
Industrial	-40 °C to +85 °C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV

Notes

19. The voltage on any input or I/O pin can not exceed the power pin during power up.

20. Pulse width < 20 ns.

Electrical Characteristics for $V_{CC} = 1.8\text{ V}$

Over the Operating Range

Parameter	Description	CYDM256B16/CYDM128B16/CYDM064B16					Unit
		-55					
		P1 I/O Voltage	P2 I/O Voltage	Min	Typ	Max	
V _{OH}	Output HIGH Voltage (I _{OH} = −100 μA)	1.8 V (any port)		V _{DDIO} − 0.2	−	−	V
	Output HIGH Voltage (I _{OH} = −2 mA)	2.5 V (any port)		2.0	−	−	V
	Output HIGH Voltage (I _{OH} = −2 mA)	3.0 V (any port)		2.1	−	−	V
V _{OL}	Output LOW Voltage (I _{OL} = 100 μA)	1.8 V (any port)		−	−	0.2	V
	Output HIGH Voltage (I _{OL} = 2 mA)	2.5 V (any port)		−	−	0.4	V
	Output HIGH Voltage (I _{OL} = 2 mA)	3.0 V (any port)		−	−	0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 mA)	1.8 V (any port)		−	−	0.2	V
		2.5 V (any port)		−	−	0.2	V
		3.0 V (any port)		−	−	0.2	V
V _{IH}	Input HIGH Voltage	1.8 V (any port)		1.2	−	V _{DDIO} + 0.2	V
		2.5 V (any port)		1.7	−	V _{DDIO} + 0.3	V
		3.0 V (any port)		2.0	−	V _{DDIO} + 0.2	V
V _{IL}	Input LOW Voltage	1.8 V (any port)		−0.2	−	0.4	V
		2.5 V (any port)		−0.3	−	0.6	V
		3.0 V (any port)		−0.2	−	0.7	V
I _{OZ}	Output Leakage Current	1.8 V	1.8 V	−1	−	1	μA
		2.5 V	2.5 V	−1	−	1	μA
		3.0 V	3.0 V	−1	−	1	μA
I _{CEX} ODR	ODR Output Leakage Current. V _{OUT} = V _{DDIO}	1.8 V	1.8 V	−1	−	1	μA
		2.5 V	2.5 V	−1	−	1	μA
		3.0 V	3.0 V	−1	−	1	μA
I _{IX}	Input Leakage Current	1.8 V	1.8 V	−1	−	1	μA
		2.5 V	2.5 V	−1	−	1	μA
		3.0 V	3.0 V	−1	−	1	μA

Electrical Characteristics for $V_{CC} = 1.8\text{ V}$ (continued)

Over the Operating Range

Parameter	Description		CYDM256B16/CYDM128B16/CYDM064B16					Unit
			-55					
			P1 I/O Voltage	P2 I/O Voltage	Min	Typ	Max	
I _{CC}	Operating Current (V _{CC} = Max., I _{OUT} = 0 mA), Outputs Disabled	Industrial	1.8 V	1.8 V	—	15	25	mA
I _{SB1}	Standby Current (Both Ports TTL Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L = SEM _R = V _{CC} − 0.2, f = f _{MAX}	Industrial	1.8 V	1.8 V		2	6	μA
I _{SB2}	Standby Current (One Port TTL Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX}	Industrial	1.8 V	1.8 V		8.5	14	mA
I _{SB3}	Standby Current (Both Ports CMOS Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L and SEM _R > V _{CC} − 0.2, f = 0	Industrial	1.8 V	1.8 V		2	6	μA
I _{SB4}	Standby Current (One Port CMOS Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX} ^[21]	Industrial	1.8 V	1.8 V		8.5	14	mA

Notes

 21. $f_{MAX} = 1/t_{RC}$ = All inputs cycling at $f = 1/t_{RC}$ (except output enable). $f = 0$ means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .

Electrical Characteristics for $V_{CC} = 2.5\text{ V}$

Over the Operating Range

Parameter	Description		CYDM256B16, CYDM128B16, CYDM064B16					Unit
			-55					
			P1 I/O Voltage	P2 I/O Voltage	Min	Typ	Max	
V _{OH}	Output HIGH Voltage (I _{OH} = −2 mA)		2.5 V (any port)		2.0	–	–	V
			3.0 V (any port)		2.1	–	–	V
V _{OL}	Output LOW Voltage (I _{OL} = 2 mA)		2.5 V (any port)		–	–	0.4	V
			3.0 V (any port)		–	–	0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 mA)		2.5 V (any port)		–	–	0.2	V
			3.0 V (any port)		–	–	0.2	V
V _{IH}	Input HIGH Voltage		2.5 V (any port)		1.7	–	V _{DDIO} + 0.3	V
			3.0 V (any port)		2.0	–	V _{DDIO} + 0.2	V
V _{IL}	Input LOW Voltage		2.5 V (any port)		−0.3	–	0.6	V
			3.0 V (any port)		−0.2	–	0.7	V
I _{OZ}	Output Leakage Current		2.5 V	2.5 V	−1	–	1	μA
			3.0 V	3.0 V	−1	–	1	μA
I _{CEX} ODR	ODR Output Leakage Current. V _{OUT} = V _{CC}		2.5 V	2.5 V	−1	–	1	μA
			3.0 V	3.0 V	−1	–	1	μA
I _{IX}	Input Leakage Current		2.5 V	2.5 V	−1	–	1	μA
			3.0 V	3.0 V	−1	–	1	μA
I _{CC}	Operating Current (V _{CC} = Max., I _{OUT} = 0 mA), Outputs Disabled	Industrial	2.5 V	2.5 V	–	28	40	mA
I _{SB1}	Standby Current (Both Ports TTL Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L = SEM _R = V _{CC} − 0.2, f = f _{MAX}	Industrial	2.5 V	2.5 V	–	6	8	μA
I _{SB2}	Standby Current (One Port TTL Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX}	Industrial	2.5 V	2.5 V		18	25	mA
I _{SB3}	Standby Current (Both Ports CMOS Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L and SEM _R > V _{CC} − 0.2, f = 0	Industrial	2.5 V	2.5 V		4	6	μA
I _{SB4}	Standby Current (One Port CMOS Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX} ^[22]	Industrial	2.5 V	2.5 V		18	25	mA

Notes

22. $f_{MAX} = 1/t_{RC}$ = All inputs cycling at $f = 1/t_{RC}$ (except output enable). $f = 0$ means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .

Electrical Characteristics for $V_{CC} = 3.0\text{ V}$

Over the Operating Range

Parameter	Description		CYDM256B16/CYDM128B16/CYDM064B16					Unit
			-55					
			P1 I/O Voltage	P2 I/O Voltage	Min	Typ	Max	
V _{OH}	Output HIGH Voltage (I _{OH} = −2 mA)		3.0 V (any port)		2.1	–	–	V
V _{OL}	Output LOW Voltage (I _{OL} = 2 mA)		3.0 V (any port)		–	–	0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 mA)		3.0 V (any port)		–	–	0.2	V
V _{IH}	Input HIGH Voltage		3.0 V (any port)		2.0	–	V _{DDIO} + 0.2	V
V _{IL}	Input LOW Voltage		3.0 V (any port)		−0.2	–	0.7	V
I _{OZ}	Output Leakage Current		3.0 V	3.0 V	−1	–	1	μA
I _{CEX} ODR	ODR Output Leakage Current. V _{OUT} = V _{CC}		3.0 V	3.0 V	−1	–	1	μA
I _{IX}	Input Leakage Current		3.0 V	3.0 V	−1	–	1	μA
I _{CC}	Operating Current (V _{CC} = Max., I _{OUT} = 0 mA), Outputs Disabled	Industrial	3.0 V	3.0 V	–	42	60	mA
I _{SB1}	Standby Current (Both Ports TTL Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L = SEM _R = V _{CC} − 0.2, f = f _{MAX}	Industrial	3.0 V	3.0 V		7	10	μA
I _{SB2}	Standby Current (One Port TTL Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX}	Industrial	3.0 V	3.0 V		25	35	mA
I _{SB3}	Standby Current (Both Ports CMOS Level) CE _L and CE _R ≥ V _{CC} − 0.2, SEM _L and SEM _R > V _{CC} − 0.2, f = 0	Industrial	3.0 V	3.0 V		6	8	μA
I _{SB4}	Standby Current (One Port CMOS Level) CE _L CE _R ≥ V _{IH} , f = f _{MAX} [23]	Industrial	3.0 V	3.0 V		25	35	mA

Notes


23. $f_{MAX} = 1/t_{RC}$ = All inputs cycling at $f = 1/t_{RC}$ (except output enable). $f = 0$ means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .

Capacitance

Parameter ^[24]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 3.0\text{ V}$	9	pF
C_{OUT}	Output capacitance		10	pF


AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms





(a) Normal Load

	3.0V/2.5V	1.8V
R1	1022Ω	13500Ω
R2	792Ω	10800Ω



(b) Thévenin Equivalent (Load 1)

ALL INPUT PULSES



(c) Three-State Delay (Load 2)

(Used for t_{LZ} , t_{HZ} , t_{HZWE} , and t_{LZWE} including scope and jig)

Note

24. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics for $V_{CC} = 1.8\text{ V}$

Over the Operating Range

Parameter ^[23]	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Read Cycle				
t _{RC}	Read Cycle Time	55	–	ns
t _{AA}	Address to Data Valid	–	55	ns
t _{OHA}	Output Hold From Address Change	5	–	ns
t _{ACE} ^[24]	\overline{CE} LOW to Data Valid	–	55	ns
t _{DOE}	\overline{OE} LOW to Data Valid	–	30	ns
t _{LZOE} ^[25, 26, 27]	\overline{OE} Low to Low Z	5	–	ns
t _{HZOE} ^[25, 26, 27]	\overline{OE} HIGH to High Z	–	25	ns
t _{LZCE} ^[25, 26, 27]	\overline{CE} LOW to Low Z	5	–	ns
t _{HZCE} ^[25, 26, 27]	\overline{CE} HIGH to High Z	–	25	ns
t _{PU} ^[27]	\overline{CE} LOW to Power up	0	–	ns
t _{PD} ^[27]	\overline{CE} HIGH to Power down	–	55	ns
t _{ABE} ^[24]	Byte Enable Access Time	–	55	ns
Write Cycle				
t _{WC}	Write Cycle Time	55	–	ns
t _{SCE} ^[24]	\overline{CE} LOW to Write End	45	–	ns
t _{AW}	Address Valid to Write End	45	–	ns
t _{HA}	Address Hold From Write End	0	–	ns
t _{SA} ^[24]	Address Setup to Write Start	0	–	ns
t _{PWE}	Write Pulse Width	40	–	ns
t _{SD}	Data Setup to Write End	30	–	ns
t _{HD}	Data Hold From Write End	0	–	ns
t _{HZWE} ^[26, 27]	R/\overline{W} LOW to High Z	–	25	ns
t _{LZWE} ^[26, 27]	R/\overline{W} HIGH to Low Z	0	–	ns
t _{WDD} ^[28]	Write Pulse to Data Delay	–	80	ns
t _{DDD} ^[28]	Write Data Valid to Read Data Valid	–	80	ns

Notes

23. Test conditions assume signal transition time of 3 ns or less, timing reference levels of $V_{CC}/2$, input pulse levels of 0 to V_{CC} , and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

24. To access RAM, $\overline{CE} = L$, $\overline{UB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time.

25. At any temperature and voltage condition for any device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .

26. Test conditions used are Load 3.

27. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

28. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

Switching Characteristics for $V_{CC} = 1.8\text{ V}$ (continued)

Over the Operating Range

Parameter ^[23]	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Busy Timing ^[29]				
t _{BLA}	BUSY LOW from Address Match	–	45	ns
t _{BHA}	BUSY HIGH from Address Mismatch	–	45	ns
t _{BLC}	BUSY LOW from CE LOW	–	45	ns
t _{BHC}	BUSY HIGH from CE HIGH	–	45	ns
t _{PS} ^[30]	Port Setup for Priority	5	–	ns
t _{WB}	R/W HIGH after BUSY (Slave)	0	–	ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	35	–	ns
t _{BDD} ^[31]	BUSY HIGH to Data Valid	–	40	ns
Interrupt Timing ^[29]				
t _{INS}	INT Set Time	–	45	ns
t _{INR}	INT Reset Time	–	45	ns
Semaphore Timing				
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	15	–	ns
t _{SWRD}	SEM Flag Write to Read Time	10	–	ns
t _{SPS}	SEM Flag Contention Window	10	–	ns
t _{SAA}	SEM Address Access Time	–	55	ns

Notes

29. Test conditions used are Load 2.

 30. Add 2 ns to this parameter if V_{CC} and V_{DDIOR} are $<1.8\text{ V}$, and V_{DDIOL} is $>2.5\text{ V}$ at temperature $<0\text{ }^{\circ}\text{C}$.

 31. t_{BDD} is a calculated parameter and is the greater of $t_{WDD} - t_{PWE}$ (actual) or $t_{DOD} - t_{SD}$ (actual).

Switching Characteristics for $V_{CC} = 2.5\text{ V}$

Over the Operating Range

Parameter	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Read Cycle				
t _{RC}	Read Cycle Time	55	–	ns
t _{AA}	Address to Data Valid	–	55	ns
t _{OHA}	Output Hold From Address Change	5	–	ns
t _{ACE} ^[32]	\overline{CE} LOW to Data Valid	–	55	ns
t _{DOE}	\overline{OE} LOW to Data Valid	–	30	ns
t _{LZOE} ^[33, 34, 35]	\overline{OE} Low to Low Z	2	–	ns
t _{HZOE} ^[33, 34, 35]	\overline{OE} HIGH to High Z	–	25	ns
t _{LZCE} ^[33, 34, 35]	\overline{CE} LOW to Low Z	2	–	ns
t _{HZCE} ^[33, 34, 35]	\overline{CE} HIGH to High Z	–	25	ns
t _{PU} ^[35]	\overline{CE} LOW to Power up	0	–	ns
t _{PD} ^[35]	\overline{CE} HIGH to Power down	–	55	ns
t _{ABE} ^[32]	Byte Enable Access Time	–	55	ns
Write Cycle				
t _{WC}	Write Cycle Time	55	–	ns
t _{SCE} ^[32]	\overline{CE} LOW to Write End	45	–	ns
t _{AW}	Address Valid to Write End	45	–	ns
t _{HA}	Address Hold From Write End	0	–	ns
t _{SA} ^[32]	Address Setup to Write Start	0	–	ns
t _{PWE}	Write Pulse Width	40	–	ns
t _{SD}	Data Setup to Write End	30	–	ns
t _{HD}	Data Hold From Write End	0	–	ns
t _{HZWE} ^[34, 35]	R/ \overline{W} LOW to High Z	–	25	ns
t _{LZWE} ^[34, 35]	R/ \overline{W} HIGH to Low Z	0	–	ns
t _{WDD} ^[36]	Write Pulse to Data Delay	–	80	ns
t _{DDD} ^[36]	Write Data Valid to Read Data Valid	–	80	ns

Notes

32. To access RAM, $\overline{CE} = L$, $\overline{UB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time.

33. At any temperature and voltage condition for any device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .

34. Test conditions used are Load 3.

35. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

36. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

Switching Characteristics for $V_{CC} = 2.5\text{ V}$ (continued)

Over the Operating Range

Parameter	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Busy Timing ^[37]				
t _{BLA}	BUSY LOW from Address Match	–	45	ns
t _{BHA}	BUSY HIGH from Address Mismatch	–	45	ns
t _{BLC}	BUSY LOW from CE LOW	–	45	ns
t _{BHC}	BUSY HIGH from CE HIGH	–	45	ns
t _{PS} ^[38]	Port Setup for Priority	5	–	ns
t _{WB}	R/W HIGH after BUSY (Slave)	0	–	ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	35	–	ns
t _{BDD} ^[39]	BUSY HIGH to Data Valid	–	40	ns
Interrupt Timing ^[37]				
t _{INS}	INT Set Time	–	45	ns
t _{INR}	INT Reset Time	–	45	ns
Semaphore Timing				
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	15	–	ns
t _{SWRD}	SEM Flag Write to Read Time	10	–	ns
t _{SPS}	SEM Flag Contention Window	10	–	ns
t _{SAA}	SEM Address Access Time	–	55	ns

Notes

37. Test conditions used are Load 2.

 38. Add 2 ns to this parameter if V_{CC} and V_{DDIOR} are <1.8 V, and V_{DDIOL} is >2.5 V at temperature <0 °C.

 39. t_{BDD} is a calculated parameter and is the greater of $t_{WDD} - t_{PWE}$ (actual) or $t_{DDO} - t_{SD}$ (actual).

Switching Characteristics for $V_{CC} = 3.0\text{ V}$

Over the Operating Range

Parameter	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Read Cycle				
t _{RC}	Read Cycle Time	55	–	ns
t _{AA}	Address to Data Valid	–	55	ns
t _{OHA}	Output Hold From Address Change	5	–	ns
t _{ACE} ^[40]	\overline{CE} LOW to Data Valid	–	55	ns
t _{DOE}	\overline{OE} LOW to Data Valid	–	30	ns
t _{LZOE} ^[41, 42, 43]	\overline{OE} Low to Low Z	1	–	ns
t _{HZOE} ^[41, 42, 43]	\overline{OE} HIGH to High Z	–	25	ns
t _{LZCE} ^[41, 42, 43]	\overline{CE} LOW to Low Z	1	–	ns
t _{HZCE} ^[41, 42, 43]	\overline{CE} HIGH to High Z	–	25	ns
t _{PU} ^[43]	\overline{CE} LOW to Power up	0	–	ns
t _{PD} ^[43]	\overline{CE} HIGH to Power down	–	55	ns
t _{ABE} ^[40]	Byte Enable Access Time	–	55	ns
Write Cycle				
t _{WC}	Write Cycle Time	55	–	ns
t _{SCE} ^[40]	\overline{CE} LOW to Write End	45	–	ns
t _{AW}	Address Valid to Write End	45	–	ns
t _{HA}	Address Hold From Write End	0	–	ns
t _{SA} ^[40]	Address Setup to Write Start	0	–	ns
t _{PWE}	Write Pulse Width	40	–	ns
t _{SD}	Data Setup to Write End	30	–	ns
t _{HD}	Data Hold From Write End	0	–	ns
t _{HZWE} ^[42, 43]	R/ \overline{W} LOW to High Z	–	25	ns
t _{LZWE} ^[42, 43]	R/ \overline{W} HIGH to Low Z	0	–	ns
t _{WDD} ^[44]	Write Pulse to Data Delay	–	80	ns
t _{DDD} ^[44]	Write Data Valid to Read Data Valid	–	80	ns

Notes

40. To access RAM, $\overline{CE} = L$, $\overline{UB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time.

41. At any temperature and voltage condition for any device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .

42. Test conditions used are Load 3.

43. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

44. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

Switching Characteristics for $V_{CC} = 3.0\text{ V}$ (continued)

Over the Operating Range

Parameter	Description	CYDM256B16/CYDM128B16/CYDM064B16		Unit
		-55		
		Min	Max	
Busy Timing ^[45]				
t _{BLA}	BUSY LOW from Address Match	–	45	ns
t _{BHA}	BUSY HIGH from Address Mismatch	–	45	ns
t _{BLC}	BUSY LOW from CE LOW	–	45	ns
t _{BHC}	BUSY HIGH from CE HIGH	–	45	ns
t _{PS} ^[46]	Port Setup for Priority	5	–	ns
t _{WB}	R/W HIGH after BUSY (Slave)	0	–	ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	35	–	ns
t _{BDD} ^[47]	BUSY HIGH to Data Valid	–	40	ns
Interrupt Timing ^[45]				
t _{INS}	INT Set Time	–	45	ns
t _{INR}	INT Reset Time	–	45	ns
Semaphore Timing				
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	15	–	ns
t _{SWRD}	SEM Flag Write to Read Time	10	–	ns
t _{SPS}	SEM Flag Contention Window	10	–	ns
t _{SAA}	SEM Address Access Time	–	55	ns

Notes

45. Test conditions used are Load 2.

 46. Add 2 ns to this parameter if V_{CC} and V_{DDIOR} are $<1.8\text{ V}$, and V_{DDIOL} is $>2.5\text{ V}$ at temperature $<0\text{ }^{\circ}\text{C}$.

 47. t_{BDD} is a calculated parameter and is the greater of $t_{WDD} - t_{PWE}$ (actual) or $t_{DD} - t_{SD}$ (actual).

Switching Waveforms

Figure 3. Read Cycle No.1 (Either Port Address Access) [32, 33, 34]




Figure 4. Read Cycle No.2 (Either Port $\overline{\text{CE}}/\overline{\text{OE}}$ Access) [32, 35, 36]





Figure 5. Read Cycle No. 3 (Either Port) [32, 34, 37, 38]



Notes

32. $\overline{\text{R/W}}$ is HIGH for read cycles.
33. Device is continuously selected $\overline{\text{CE}} = \text{V}_{\text{IL}}$ and $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{V}_{\text{IL}}$. This waveform cannot be used for semaphore reads.
34. $\overline{\text{OE}} = \text{V}_{\text{IL}}$.
35. Address valid before or coincident with $\overline{\text{CE}}$ transition LOW.
36. To access RAM, $\overline{\text{CE}} = \text{V}_{\text{IL}}$, $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{V}_{\text{IL}}$, $\overline{\text{SEM}} = \text{V}_{\text{IH}}$. To access semaphore, $\overline{\text{CE}} = \text{V}_{\text{IH}}$, $\overline{\text{SEM}} = \text{V}_{\text{IL}}$.
37. $\overline{\text{R/W}}$ must be HIGH during all address transitions.
38. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW $\overline{\text{CE}}$ or $\overline{\text{SEM}}$ and a LOW $\overline{\text{UB}}$ or $\overline{\text{LB}}$.

Switching Waveforms (continued)

Figure 6. Write Cycle No.1: R/W Controlled Timing [39, 40, 41, 42, 43, 44]





Figure 7. Write Cycle No. 2: CE Controlled Timing [39, 40, 41, 46]



Notes

39. R/W must be HIGH during all address transitions.
40. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB} .
41. t_{HA} is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
42. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or ($t_{HZWE} + t_{SD}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{PWE} .
43. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$.
44. To access upper byte, $\overline{CE} = V_{IL}$, $\overline{UB} = V_{IL}$, $\overline{SEM} = V_{IH}$.
To access lower byte, $\overline{CE} = V_{IL}$, $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$.
45. Transition is measured ± 0 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
46. During this period, the I/O pins are in the output state, and input signals must not be applied.

Switching Waveforms (continued)

Figure 8. Semaphore Read After Write Timing (Either Side) [47, 48]





Figure 9. Timing Diagram of Semaphore Contention [49, 50]



Notes

47. If the \overline{CE} or \overline{SEM} LOW transition occurs simultaneously with or after the $\overline{R/W}$ LOW transition, the outputs remain in the high impedance state.

48. \overline{CE} = HIGH for the duration of the above timing (both write and read cycle).

49. $IO_{0R} = IO_{0L} = \text{LOW}$ (request semaphore); $CE_R = CE_L = \text{HIGH}$.

50. If t_{SPS} is violated, the semaphore is definitely obtained by one side or the other, but the side that gets the semaphore cannot be predicted.

Switching Waveforms (continued)

Figure 10. Timing Diagram of Read with $\overline{\text{BUSY}}$ ($\overline{\text{M/S}} = \text{HIGH}$) ^[51]





Figure 11. Write Timing with Busy Input ($\overline{\text{M/S}} = \text{LOW}$)




Note
 51. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{LOW}$.

Switching Waveforms (continued)

Figure 12. Busy Timing Diagram No.1 ($\overline{\text{CE}}$ Arbitration)

$\overline{\text{CE}}_{\text{L}}$ Valid First ^[52]



$\overline{\text{CE}}_{\text{R}}$ Valid First






Figure 13. Busy Timing Diagram No.2 (Address Arbitration) ^[52]

Left Address Valid First



Right Address Valid First




Note

52. If t_{PS} is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side $\overline{\text{BUSY}}$ is asserted.

Switching Waveforms (continued)

Figure 14. Interrupt Timing Diagrams



Notes

53. t_{HA} depends on which enable pin ($\overline{\text{CE}}_L$ or $\text{R}/\overline{\text{W}}_L$) is deasserted first.
 54. t_{INS} or t_{INR} depends on which enable pin ($\overline{\text{CE}}_L$ or $\text{R}/\overline{\text{W}}_L$) is asserted last.

Ordering Information


16K × 16 1.8 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDM256B16-55BVXI	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Industrial

8K × 16 1.8 V Asynchronous Dual-Port SRAM


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDM128B16-55BVXI	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Industrial

Ordering Code Definitions



Package Diagram

Figure 15. 100-ball VFBGA (6 × 6 × 1.0 mm) Package Outline, 51-85209



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	-	-	1.00
A1	0.16	-	-
D	6.00 BSC		
E	6.00 BSC		
D1	4.50 BSC		
E1	4.50 BSC		
MD	10		
ME	10		
N	100		
Ø b	0.25	0.30	0.35
eD	0.50 BSC		
eE	0.50 BSC		
SD	0.25 BSC		
SE	0.25 BSC		

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- JEDEC SPECIFICATION NO. REF. : MO-195C.

51-85209 *F

Document History Page

Document Title: CYDM064B16/CYDM128B16/CYDM256B16, 1.8 V, 4K/8K/16K × 16 MoBL® Dual-Port Static RAM Document Number: 001-00217				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	369423	YDT	05/23/05	New data sheet.
*A	381721	YDT	See ECN	Updated Selection Guide for VCC = 2.5 V : Updated values of I _{CC} , I _{SB1} parameters. Updated Selection Guide for VCC = 3.0 V : Updated values of I _{CC} , I _{SB1} parameters. Updated Electrical Characteristics for VCC = 1.8 V : Updated values of V _{OL} ODR parameter. Updated Electrical Characteristics for VCC = 2.5 V : Updated values of V _{OL} ODR parameter. Updated values of I _{CC} , I _{SB1} , I _{SB2} , I _{SB4} parameters. Updated Electrical Characteristics for VCC = 3.0 V : Updated values of V _{OL} ODR parameter. Updated values of I _{CC} , I _{SB1} , I _{SB2} , I _{SB4} parameters.
*B	396697	KGH	See ECN	Updated Electrical Characteristics for VCC = 1.8 V : Fixed typo (Replaced μA with mA in “Units” column for I _{SB2} and I _{SB4} parameters). Updated Electrical Characteristics for VCC = 2.5 V : Fixed typo (Replaced μA with mA in “Units” column for I _{SB2} and I _{SB4} parameters). Updated Electrical Characteristics for VCC = 3.0 V : Fixed typo (Replaced μA with mA in “Units” column for I _{SB2} and I _{SB4} parameters). Updated Switching Characteristics for VCC = 1.8 V : Changed value of t _{INS} and t _{INR} parameters corresponding to 55 ns speed bin from 28 ns to 31 ns.
*C	404777	KGH	See ECN	Removed 35 ns speed bin related information in all instances across the document. Added 40 ns speed bin related information in all instances across the document. Updated Electrical Characteristics for VCC = 1.8 V : Updated details in “Description” column of V _{OH} and V _{OL} parameters (Updated I _{OH} and I _{OL} values). Updated Electrical Characteristics for VCC = 2.5 V : Updated details in “Description” column of V _{OH} and V _{OL} parameters (Updated I _{OH} and I _{OL} values). Updated Electrical Characteristics for VCC = 3.0 V : Updated details in “Description” column of V _{OH} and V _{OL} parameters (Updated I _{OH} and I _{OL} values). Updated Switching Characteristics for VCC = 1.8 V : Added Note 30 and referred the same note in t _{PS} parameter. Updated Switching Characteristics for VCC = 2.5 V : Replaced TBD with values. Added Note 38 and referred the same note in t _{PS} parameter. Updated Switching Characteristics for VCC = 3.0 V : Replaced TBD with values. Added Note 46 and referred the same note in t _{PS} parameter. Updated Ordering Information : Updated part numbers.
*D	426637	KGH	See ECN	Updated Ordering Information : Updated part numbers.

Document History Page (continued)

Document Title: CYDM064B16/CYDM128B16/CYDM256B16, 1.8 V, 4K/8K/16K × 16 MoBL® Dual-Port Static RAM Document Number: 001-00217				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*E	733676	HKH	See ECN	Updated Functional Overview : Updated Power Supply : Fixed typo (Replaced 3.3 V with 3.0 V). Updated Switching Characteristics for VCC = 1.8 V : Updated maximum value of t _{DDD} parameter (to be consistent with value of t _{WDD} parameter). Updated Switching Characteristics for VCC = 2.5 V : Updated maximum value of t _{DDD} parameter (to be consistent with value of t _{WDD} parameter). Updated Switching Characteristics for VCC = 3.0 V : Updated maximum value of t _{DDD} parameter (to be consistent with value of t _{WDD} parameter).
*F	2545957	OGC / AESA	07/31/2008	Removed 40 ns speed bin related information in all instances across the document. Updated to new template.
*G	2920132	OGC	04/26/10	Updated Document Title to read as “CYDM064B16, CYDM128B16, CYDM256B16 1.8V 4K/8K/16K × 16 MoBL® Dual-Port Static RAM”. Removed references of × 8 part in all instances across the document.
*H	3183900	ESH	02/28/11	Added Ordering Code Definitions under Ordering Information .
*I	4303480	HBM	03/10/2014	Updated to new template. Completing Sunset Review.
*J	5677663	HBM	03/30/2017	Updated Package Diagram : spec 51-85209 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.
*K	6134239	HBM	04/12/2018	Removed obsolete parts CYDM256B16-55BVXC, CYDM128B16-55BVXC, CYDM064B16-55BVXC, and CYDM064B16-55BVXI from Ordering Information .

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2005–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.