


P06P03LVG


P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	45m Ω @ $V_{GS} = -10V$	-6A



SOP- 08



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current	$T_A = 25\text{ }^{\circ}\text{C}$	I_D	-6	A
	$T_A = 70\text{ }^{\circ}\text{C}$		-5	
Pulsed Drain Current ¹		I_{DM}	-30	
Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	P_D	2.5	W
	$T_A = 70\text{ }^{\circ}\text{C}$		1.6	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		25	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

¹ Pulse width limited by maximum junction temperature.

P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_A = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-30			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-0.9	-1.5	-3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			1	μA
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ C$			10	
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -10V$	-30			A
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -4.5V, I_D = -5A$		60	75	mΩ
		$V_{GS} = -10V, I_D = -6A$		37	45	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -10V, I_D = -6A$		16		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$		530		pF
Output Capacitance	C_{oss}			135		
Reverse Transfer Capacitance	C_{rss}			70		
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -10V, I_D = -6A$		10	14	nC
Gate-Source Charge ²	Q_{gs}			2.2		
Gate-Drain Charge ²	Q_{gd}			2		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DS} = -15V, R_L = 1\Omega$ $I_D \cong -1A, V_{GS} = -10V, R_{GS} = 6\Omega$		5.7		nS
Rise Time ²	t_r			10		
Turn-Off Delay Time ²	$t_{d(off)}$			18		
Fall Time ²	t_f			5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_A = 25^\circ C$)						
Continuous Current	I_S				-2.1	A
Forward Voltage ¹	V_{SD}	$I_F = -6A, V_{GS} = 0V$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = -5A, dI_F/dt = 100A / \mu S$		15.5		nS
Reverse Recovery Charge	Q_{rr}			7.9		nC







¹ Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

² Independent of operating temperature.

P06P03LVG





P-Channel Logic Level Enhancement Mode MOSFET

Typical Characteristics




P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET



Transient Thermal Response Curve




P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOP-8 MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8	4.9	5.0	H	0.4	0.6	0.93
B	3.8	3.9	4.0	I	0.19	0.21	0.25
C	5.79	6.0	6.2	J	0.25	0.375	0.5
D	0.33	0.4	0.51	K	0°	3°	18°
E	1.25	1.27	1.29				
F	1.1	1.3	1.65				
G	0.05	0.15	0.25				




P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET

A. Marking Information



B. Tape&Reel Information:2500pcs/Reel




P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET

C. Lot.No. & Date Code rule


1.LOT.NO.

M N 15M21 03




2.Date Code

D Y M X XXX



3.Date Code (for Small package)

XX Y WW





P06P03LVG

P-Channel Logic Level Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文"0"和数字"0", "G"和"Q"的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert " / " between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least