http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




STMicroelectronics Electronic Components Datasheet

74112 Datasheet

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

No Preview Available !

74112 pdf
M54HC112
M74HC112
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
. HIGH SPEED
fMAX = 67 MHz (TYP.) AT VCC = 5 V
. LOW POWER DISSIPATION
ICC = 2 µA AT TA = 25 °C
. HIGH NOISE IMMUNITY
VNIH = VNIL = 28 % VCC (MIN.)
. OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
. SYMMETRICAL OUTPUT IMPEDANCE
|IOH| = IOL = 4 mA (MIN.)
. BALANCED PROPAGATION DELAYS
tPLH = tPHL
. WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V TO 6 V
. PIN AND FUNCTION COMPATIBLE
WITH 54/74LS112
DESCRIPTION
B1R
(Plastic Package)
F1R
(Ceramic Package)
M 1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M 54HC 11 2F 1R
M 74H C1 12 M1 R
M 74HC 11 2B 1R
M 74H C1 12 C1 R
The M54/74HC112 is a high speed CMOS DUAL J-K
FLIP-FLOP WITH PRESET AND CLEAR fabricated in
silicon gate C2MOS technology. It has the same high
speed performance of LSTTL combined with true
CMOS low power consumption. The
M54HC112/M74HC112 dual JK flip-flop features indi-
vidual J,K, clock, and asynchronous set and clearinputs
for each flip-flop. When the clock goes high, the inputs
are enabled and data will be accepted. The logic level
of the J and K inputs may be allowed to change when
the clock pulse is high and the bistable will function as
shown in the truth table. Input data is transferred to the
input on the negative going edge of the clock pulse. All
inputs are equipped withprotection circuits against static
discharge and transient excess voltage.
PIN CONNECTIONS (top view)
INPUT AND OUTPUT EQUIVALENT CIRCUIT
October 1992
NC =
No Internal
Connection
1/11


STMicroelectronics Electronic Components Datasheet

74112 Datasheet

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

No Preview Available !

74112 pdf
M54/M74HC112
TRUTH TABLE
CLR
L
H
L
H
H
H
H
H
X: Don’t Care
PR
H
L
L
H
H
H
H
H
INPUTS
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUTS
CK Q
Q
XLH
XH L
XHH
Qn Qn
HL
LH
Qn Qn
Qn Qn
PIN DESCRIPTION
PIN No
1, 13
2, 12
3, 11
4, 10
5, 9
6, 7
15, 14
8
16
SYMBOL
1CK, 2CK
1K, 2K
1J, 2J
1PR, 2PR
1Q, 2Q
1Q, 2Q
1CLR,
2CLR
GND
VCC
NAME AND FUNCTION
Clock Input (HIGH to
LOW edge triggered)
Data Inputs: Flip-Flop 1
and 2
Data Inputs: Flip-Flop 1
and 2
Set Inputs
True Flip-Flop Outputs
Complement Flip-Flop
Outputs
Reset inputs
Ground (0V)
Positive Supply Voltage
IEC LOGIC SYMBOL
LOGIC DIAGRAM (1/2 Package)
FUNCTION
CLEAR
PRESET
NO CHANGE
TOGGLE
NO CHANGE
2/11


Part Number 74112
Description DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
Maker STMicroelectronics
Total Page 11 Pages
PDF Download
74112 pdf
Download PDF File


Buy Electronic Components




Related Datasheet

1 7411 Triple 3 Input AND Gate Fairchild Semiconductor
Fairchild Semiconductor
7411 pdf
2 74112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR STMicroelectronics
STMicroelectronics
74112 pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components