logo

UPD42S17405LG3-A60-7JD NEC 3.3V OPERATION 16M-BIT DYNAMIC RAM

Description The µPD42S17405L, 4217405L are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional EDO. EDO is a kind of the page mode and is useful for the read operation. Besides, the µPD42S17405L can execute CAS before RAS self refresh. The µPD42S17405L, 4217405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ. Features • EDO (Hyper page mode) • 4,194,304 words by 4 bits organization • S...
Features
• EDO (Hyper page mode)
• 4,194,304 words by 4 bits organization
• Single +3.3 V ±0.3 V power supply
• Fast access and cycle time Power consumption Active (MAX.) 660 mW 360 mW 324 mW Part number Access time (MAX.) 50 ns 60 ns 70 ns R/W cycle time (MIN.) 84 ns 104 ns 124 ns EDO (Hyper page mode) cycle time (MIN.) 20 ns 25 ns 30 ns µPD42S17405L-...

Datasheet PDF File UPD42S17405LG3-A60-7JD Datasheet - 332.16KB

UPD42S17405LG3-A60-7JD  






logo
Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Site map