Freescale Semiconductor, Inc.
CMoicmrompurnoicceastisoonr aanndd AMdevmaonrcyed
Order this document by
MCF5206 Integrated Microprocessor
The MCF5206 integrated microprocessor combines a ColdFire™ processor core with several peripheral
functions such as a DRAM controller, timers, parallel and serial interfaces, and system integration. Designed
for embedded control applications, the ColdFire core delivers enhanced performance while maintaining low
system costs. To speed program execution, the on-chip instruction cache and SRAM provide one-cycle
access to critical code and data. The MCF5206 processor greatly reduces the time required for system design
and implementation by packaging common system functions on chip and providing glueless interfaces to 8-,
16-, and 32-bit DRAM, SRAM, ROM, and I/O devices.
The revolutionary ColdFire microprocessor architecture gives cost-sensitive, high-volume markets new levels
of price and performance. Based on the concept of variable-length RISC technology, ColdFire combines the
architectural simplicity of conventional 32-bit RISC with a memory-saving, variable-length instruction set. In
defining the ColdFire architecture for embedded processing applications, Motorola incorporated RISC
architecture for peak performance and a simplified version of the variable-length instruction set found in the
M68000 Family for code density.
By using a variable-length instruction set architecture, embedded processor designers using ColdFire RISC
processors will enjoy significant system-level advantages over conventional fixed-length RISC architectures.
The denser binary code for ColdFire processors consumes less valuable memory than any fixed-length
instruction set RISC processor available. This improved code density means more efficient system memory
use for a given application, and requires slower, less costly memory to help achieve a target performance
The integrated peripheral functions provide high performance and flexibility. The DRAM controller supports
up to 512 Mbytes of DRAM. The MCF5206 processor supports both page-mode and extended-data-out
DRAMs. The serial interfaces consist of a programmable full duplex DUART and a separate I2C1-compatible
Motorola bus (M-Bus interface). The two 16-bit general-purpose multimode timers provide separate input and
output signals. For system protection, the processor includes a programmable 16-bit software watchdog timer
and several bus monitors. In addition, common system functions such as chip-selects, interrupt control, bus
arbitration, and IEEE 1149.1 Test (JTAG) support are included.
A sophisticated debug interface supports both background-debug mode and real-time trace. This interface is
common to all ColdFire-based processors and allows common emulator support across the entire ColdFire
ColdFire is a trademark of Motorola.
1. I2C bus is a proprietary Philips interface bus.
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
SEMICONDUCTOR PRODUCT INFORMATION
© 1996 Motorola, Inc. All Rights Reserved.
For More Information On This Product,
Go to: www.freescale.com