http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




Integrated Device Technology Electronic Components Datasheet

ICS831724I Datasheet

Differential Clock/Data Multiplexer

No Preview Available !

ICS831724I pdf
Differential Clock/Data Multiplexer
ICS831724I
DATA SHEET
General Description
The ICS831724I is a high-performance, differential HCSL clock/data
multiplexer and fanout buffer. The device is designed for the
multiplexing and fanout of high-frequency clock and data signals. The
device has two differential, selectable clock/data inputs. The selected
input signal is distributed to four low-skew differential HCSL outputs.
Each input pair accepts HCSL, LVDS and LVPECL levels. The
ICS831724I is characterized to operate from a 3.3V power supply.
Guaranteed input, output-to-output and part-to-part skew
characteristics make the ICS831724I ideal for those clock and data
distribution applications demanding well-defined performance and
repeatability. The ICS831724I supports the clock multiplexing and
distribution of PCI Express Generation 1, 2, and 3 clock signals.
Features
2:1 differential clock/data multiplexer with fanout
Two selectable, differential inputs
Each differential input pair can accept the following levels: HCSL,
LVDS, LVPECL.
Four differential HCSL outputs
Maximum input/output clock frequency: 350MHz
Maximum input/output data rate: 700Mb/s (NRZ)
LVCMOS interface levels for all control inputs
PCI Express Gen 1,2,3 jitter compliant
Input skew: 165ps (maximum)
Output skew: 175ps (maximum)
Part-to-part skew: 450ps (maximum)
Full 3.3V supply voltage
Available in lead-free (RoHS 6) package
-40°C to 85°C ambient operating temperature
Block Diagram
IREF
CLK0 Pulldown
nCLK0 Pullup/down
Pulldown
CLK1
nCLK1 Pullup/down
SEL Pulldown
nOEA
nOEB
nOEC
nOED
Pullup
Pullup
Pullup
Pullup
0
1
QA
nQA
QB
nQB
QC
nQC
QD
nQD
Pin Assignment
32 31 30 29 28 27 26 25
VDD 1
24 nc
nOED 2
23 nOEC
CLK0 3
22 nc
nCLK0 4
21 nc
CLK1 5
20 nc
nCLK1 6
19 nc
nOEA 7
18 SEL
VDD 8
17 nc
9 10 11 12 13 14 15 16
ICS831724I
32-Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
ICS831724AKI REVISION A MAY 16, 2013
1
©2013 Integrated Device Technology, Inc


Integrated Device Technology Electronic Components Datasheet

ICS831724I Datasheet

Differential Clock/Data Multiplexer

No Preview Available !

ICS831724I pdf
ICS831724I Data Sheet
DIFFERENTIAL CLOCK DATA MULTIPLEXER
Table 1. Pin Descriptions
Number
1, 8, 9, 15,
26, 32
Name
VDD
Power
Type
Description
Positive power supply pins.
2
3
4
5
6
7
10, 11
12, 29
13, 14
nOED
CLK0
nCLK0
CLK1
nCLK1
nOEA
QA, nQA
GND
QB, nQB
Input
Input
Input
Input
Input
Input
Output
Power
Output
Pullup
Pulldown
Pulldown/Pullup
Pulldown
Pulldown/Pullup
Pullup
Output enable for the QD output. See Table 3D for function.
LVCMOS/LVTTL interface levels.
Non-inverting clock/data input 0.
Inverting differential clock input 0. VDD/2 default when left floating.
Non-inverting clock/data input 1.
Inverting differential clock input 1. VDD/2 default when left floating.
Output enable for the QA output. See Table 3A for function.
LVCMOS/LVTTL interface levels.
Differential output pair A. HCSL interface levels.
Power supply ground.
Differential output pair B. HCSL interface levels.
16
17, 19, 20,
21, 22, 24
nOEB
nc
Input
Unused
Pullup
Output enable for the QB output. See Table 3B for function.
LVCMOS/LVTTL interface levels.
No connect pins.
18
SEL Input
Pulldown
Input select. See Table 3E for function.
LVCMOS/LVTTL interface levels.
23
nOEC
Input
25
27, 28
30, 31
IREF
Input
QC, nQC
QD, nQD
Output
Output
Pullup
Output enable for the QC output. See Table 3C for function.
LVCMOS/LVTTL interface levels.
An external fixed precision resistor (475) from this pin to ground
provides a reference current used for the differential current-mode QX,
nQX outputs.
Differential output pair C. HCSL interface levels.
Differential output pair D. HCSL interface levels.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
CIN
RPULLUP
RPULLDOWN
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
k
k
ICS831724AKI REVISION A MAY 16, 2013
2
©2013 Integrated Device Technology, Inc


Part Number ICS831724I
Description Differential Clock/Data Multiplexer
Maker Integrated Device Technology
Total Page 24 Pages
PDF Download
ICS831724I pdf
Download PDF File
ICS831724I pdf
View for Mobile






Related Datasheet

1 ICS831724I Differential Clock/Data Multiplexer Integrated Device Technology
Integrated Device Technology
ICS831724I pdf




Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components