http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




Cypress Semiconductor Electronic Components Datasheet

CYD04S36V Datasheet

(CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

No Preview Available !

CYD04S36V pdf
www.DataSheet4U.com
PRELIMINARY
CYD01S36V
CYD02S36V/CYD04S36V
CYD09S36V/CYD18S36V
FLEx36TM 3.3V 32K/64K/128K/256K/512 x 36
Synchronous Dual-Port RAM
Features
Functional Description
• True dual-ported memory cells that allow simultaneous
access of the same memory location
• Synchronous pipelined operation
• Family of 1-Mbit, 2-Mbit, 4-Mbit, 9-Mbit and 18-Mbit
devices
• Pipelined output mode allows fast operation
• 0.18-micron CMOS for optimum speed and power
• High-speed clock to data access
• 3.3V low power
— Active as low as 225 mA (typ.)
— Standby as low as 55 mA (typ.)
• Mailbox function for message passing
• Global master reset
• Separate byte enables on both ports
• Commercial and industrial temperature ranges
• IEEE 1149.1-compatible JTAG boundary scan
• 256-ball FBGA (1-mm pitch)
• Counter wrap around control
— Internal mask register controls counter wrap-around
— Counter-interrupt flags to indicate wrap-around
— Memory block retransmit operation
• Counter readback on address lines
• Mask register readback on address lines
• Dual Chip Enables on both ports for easy depth
expansion
• Seamless migration to next-generation dual-port family
The FLEx36 family includes 1-Mbit, 2-Mbit, 4-Mbit, 9-Mbit and
18-Mbit pipelined, synchronous, true dual-port static RAMs
that are high-speed, low-power 3.3V CMOS. Two ports are
provided, permitting independent, simultaneous access to any
location in memory. A particular port can write to a certain
location while another port is reading that location. The result
of writing to the same location by more than one port at the
same time is undefined. Registers on control, address, and
data lines allow for minimal set-up and hold time.
During a Read operation, data is registered for decreased
cycle time. Each port contains a burst counter on the input
address register. After externally loading the counter with the
initial address, the counter will increment the address inter-
nally (more details to follow). The internal Write pulse width is
independent of the duration of the R/W input signal. The
internal Write pulse is self-timed to allow the shortest possible
cycle times.
A HIGH on CE0 or LOW on CE1 for one clock cycle will power
down the internal circuitry to reduce the static power
consumption. One cycle with chip enables asserted is required
to reactivate the outputs.
Additional features include: readback of burst-counter internal
address value on address lines, counter-mask registers to
control the counter wrap-around, counter interrupt (CNTINT)
flags, readback of mask register value on address lines,
retransmit functionality, interrupt flags for message passing,
JTAG for boundary scan, and asynchronous Master Reset
(MRST).
The CYD18S36V devices in this family has limited features.
Please see Address Counter and Mask Register Opera-
tions[18] on page 5 for details.
Seamless Migration to Next-Generation Dual-Port Family
Cypress offers a migration path for all devices in this family to
the next-generation devices in the Dual-Port family with a
compatible footprint. Please contact Cypress Sales for more
details.
Table 1. Product Selection Guide
Density
1 Mbit
(32K x 36)
2 Mbit
(64K x 36)
4 Mbit
(128K x 36)
9 Mbit
(256K x 36)
18 Mbit
(512K x 36)
Part Number
CYD01S36V CYD02S36V CYD04S36V CYD09S36V CYD18S36V
Max. Speed (MHz)
167 167 167 167 133
Max. Access Time – Clock to Data
4.0
4.0
4.0
4.0 5.0
(ns)
Typical Operating Current (mA)
225
225
225
270
315
Package
256 FBGA
256 FBGA
256 FBGA
256 FBGA
256 FBGA
(17 mm x 17 mm) (17 mm x 17 mm) (17 mm x 17 mm) (17 mm x 17 mm) (23 mm x 23 mm)
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-06076 Rev. *B
Revised January 27, 2005


Cypress Semiconductor Electronic Components Datasheet

CYD04S36V Datasheet

(CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

No Preview Available !

CYD04S36V pdf
Logic Block Diagram[1]
FTSELL
PORTSTD[1:0]L
DQ [35:0]L
BE [3:0]L
CE0L
CE1L
OEL
R/WL
PRELIMINARY
CYD01S36V
CYD02S36V/CYD04S36V
CYD09S36V/CYD18S36V
CONFIG Block
IO
Control
CONFIG Block
IO
Control
FTSELR
PORTSTD[1:0]R
DQ [35:0]R
BE [3:0]R
CCEE01RR
OER
R/WR
Dual Ported Array
A [18:0]L
CNATD/MSLSKL
CNTENL
CNTRSTL
RETL
CNTINTL
CL
WRPL
BUSYL
Arbitration Logic
BUSYR
Address &
Counter Logic
Address &
Counter Logic
A [18:0]R
CNCATND/TMSESRNKRR
CNTRSTR
RETR
CNCTIRNTR
WRPR
INTL
Mailboxes
INTR
JTAG
TRST
TMS
TDI
TDO
TCK
READYL
LowSPDL
RESET
LOGIC
MRST
READYR
LowSPDR
Note:
1. 18-Mbit device has 19 address bits, 9-Mbit device has 18 address bits, 4-Mbit device has 17 address bits, 2-Mbit device has 16 address bits, and 1-Mbit device
has 15 address bits.
Document #: 38-06076 Rev. *B
Page 2 of 28


Part Number CYD04S36V
Description (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
Maker Cypress Semiconductor
Total Page 28 Pages
PDF Download
CYD04S36V pdf
Download PDF File
CYD04S36V pdf
View for Mobile



Buy Electronic Components




Related Datasheet

1 CYD04S36V (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM Cypress Semiconductor
Cypress Semiconductor
CYD04S36V pdf
2 CYD04S36V18 (CYDxxS18(36)V18) 18-Mb/9-Mb/4-Mb x36/x18 FullFlex Dual-Ports Cypress Semiconductor
Cypress Semiconductor
CYD04S36V18 pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components