Datasheet4U Logo Datasheet4U.com

CY7C1350G Datasheet 4-mbit (128k X 36) Pipelined Sram

Manufacturer: Cypress (now Infineon)

Overview: CY7C1350G 4-Mbit (128K × 36) Pipelined SRAM with NoBL™ Architecture 4-Mbit (128K × 36) Pipelined SRAM with NoBL™.

General Description

The CY7C1350G is a 3.3 V, 128K × 36 synchronous-pipelined burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the inserti

Key Features

  • Pin compatible and functionally equivalent to ZBT™ devices.
  • Internally self-timed output buffer control to eliminate the need to use OE.
  • Byte write capability.
  • 128K × 36 common I/O architecture.
  • 3.3 V power supply (VDD).
  • 2.5 V/3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 2.8 ns (for 200-MHz device).
  • Clock enable (CEN) pin to suspend operation.
  • Synchronous self-timed writes.
  • Asynchronous output enable (OE).
  • Available in Pb.

CY7C1350G Distributor & Price

Compare CY7C1350G distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.