http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




Cypress Semiconductor Electronic Components Datasheet

C5002 Datasheet

Low Skew Multiple Frequency PCI Clock Generator

No Preview Available !

C5002 pdf
C5002
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG
Approved Product
Product Features
§ Produces PCI output clocks that are individually
selectable for 33.3 or 66.6 MHz under SMBus or
strapping control.
§ Separate output buffer power supply for reduced
noise, crosstalk and jitter.
§ input clock frequency standard 14.31818 MHz
§ Output clocks frequency individually selectable via
SMBus or hardware bi-directional pin strapping.
§ SSCG EMI reduction at 1.0% width
§ Individual clock disables via SMBus control
§ All output clocks skewed within a 500 pS window
§ Cycle to Cycle jitter ± 250 pS
§ Output duty cycle is automatically 50% (±10%)
adjusted
§ Clock feed through mode and OE pins for logic
testing
§ Glitchless clock enabling and disabling transitions
§ 28-pin TSSOP or SSOP package
Block Diagram
XIN
XOUT
Reference
Oscillator
÷1 ÷2
÷1 ÷2
M
U REF-
X CLK0/S0
CLK1/S
PLL
÷1 ÷2
÷1 ÷2
CLK2/S
2
CLK3/S3
÷1 ÷2
CLK4/S4
÷1 ÷2
CLK5/S5
÷1 ÷2
CLK6/S6
÷1 ÷2
CLK7/S7
÷1 ÷2
CLK8/S8
OE
SDATA
SCLK
SMBus
LOGIC
÷1 ÷2
÷4, ÷8
CLK9/S9
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Output Enable Logic Functionality Table
OE CLK(0:9)
PLL
1 (HIGH)
Enabled
Running
0 (LOW)
Tri State
Stopped*
*See Output Enable Control section of this datasheet.
Pin Configuration
VDD
XIN
XOUT
VSS
OE
SCLK
SDATA
VSS
VSS
CLK9/S9
CLK8/S8
VDD5
VSS
CLK7/S7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28 VDD1
27 REF-CLK0/S0
26 CLK1/S1
25 VSS
24 VDD2
23 CLK2/S2
22 CLK3/S3
21 VSS
20 VDD3
19 CLK4/S4
18 CLK5/S5
17 VSS
16. VDD4
15 CLK6/S6
Document#: 38-07014 Rev. **
5/4/2001
Page 1 of 16


Cypress Semiconductor Electronic Components Datasheet

C5002 Datasheet

Low Skew Multiple Frequency PCI Clock Generator

No Preview Available !

C5002 pdf
C5002
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG
Approved Product
Pin Description
Pin Number
2
Pin Name
XIN
3 XOUT
1 VDDA
5
12, 16, 20, 24, 28
6
7
27
26
23
22
19
18
15
14
11
10
4, 8, 9, 13, 17, 21,
25
1
28
24
20
16
12
OE
VDD
SDATA
SCLK
REF-
CLK0/S0
CLK1/S1
CLK2/S2
CLK3/S3
CLK4/S4
CLK5/S5
CLK6/S6
CLK7/S7
CLK8/S8
CLK9/S9
VSS
VDD
VDD1
VDD2
VDD3
VDD4
VDD5
PWR
VDDA
VDDA
-
-
-
VDDA
VDDA
VDD1
VDD1
VDD2
VDD2
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
-
-
-
-
-
-
-
I/O
I
O
PWR
I
PWR
I/O
O
O
Description
This pin is the connection point for the devices Loop
reference frequency. This may be either a CMOS 3.3 volt
reference clock or the output of an external crystal. A
nominal 14.31818 MHz frequency must be supplied to
obtain the frequencies listed on this data sheet
This pin the devices output drive that is to be used when
an external crystal is used. In this configuration the device
provides the analog gain function of a crystal oscillator.
When the device is being supplied with an external
reference frequency, this pin is left disconnected.
This pin is the power supply source for the internal PLL
circuitry and core control logic. It should be bypassed
separately from all other device VDD supply pins.
Output Enable. See logic table on page 1 for functionality
Logic power for All buffers
SMBus Serial data pin
SMBus serial interface clock pin
O
O
O
O
O
O
O
O
O
PWR
Individual output clocks and power up divisor select pins.
Each of these pins is both a clock output pin and, at
power up, a temporary input pin. When they act as an
input pin they set the initial output frequency of the device
to either the input frequency or half of the input frequency.
Subsequently, the divisor may be changed or disabled via
the device’s SMBus register bits. Reference clock and its
programmable input value is saved internally for when it
PCI clock function is selected.
Ground pins for the chip.
PWR
PWR
PWR
PWR
PWR
PWR
Power for core logic
Power for CLK1 and CLK2 output buffers
Power for CLK3 and CLK4 output buffers
Power for CLK5 and CLK6 output buffers
Power for CLK7 and CLK8 output buffers
Power for CLK9 and CLK10 output buffers
A bypass capacitor (0.1 mF) should be placed as close as possible to each Vdd pin.
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07014 Rev. **
5/4/2001
Page 2 of 16


Part Number C5002
Description Low Skew Multiple Frequency PCI Clock Generator
Maker Cypress
Total Page 16 Pages
PDF Download
C5002 pdf
Download PDF File
C5002 pdf
View for Mobile



Buy Electronic Components




Related Datasheet

1 C5000 2SC5000 Toshiba Semiconductor
Toshiba Semiconductor
C5000 pdf
2 C5001 Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG International
International
C5001 pdf
3 C5002 Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG International
International
C5002 pdf
4 C5002 2SC5002 Sanken electric
Sanken electric
C5002 pdf
5 C5002 2SC5002 SavantIC
SavantIC
C5002 pdf
6 C5002 Low Skew Multiple Frequency PCI Clock Generator Cypress
Cypress
C5002 pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components